Skip to main content

We use cookies to understand how you use our site and improve your experience. See our Privacy Policy.

CY8C4146AZQ-S455

32-bit Arm Cortex-M0+ PSoC MCU

The CY8C4146AZQ-S455 is a 32-bit arm cortex-m0+ psoc mcu from now Infineon. View the full CY8C4146AZQ-S455 datasheet below including key specifications, absolute maximum ratings.

CY8C4146AZQ-S455 shares its datasheet with CY8C4146AXI, whose page lists every part number it covers.

Official CY8C4146AZQ-S455 datasheet (PDF) — the source this page was extracted from.

CY8C4146AZQ-S455 Key Specifications

ParameterValue
ADC12-bit, 1 Msps SAR
CANCAN 2.0B
CPU48-MHz Arm Cortex-M0+
DMA8-channel
GPIO54
SRAM8 KB
Flash64 KB
IDACs2
Opamps2
SCB Blocks5 (I2C/SPI/UART)
TCPWM Blocks8 x 16-bit
Package Pitch0.5 mm
Supply Voltage1.71V to 5.5V
Deep Sleep Current2.5 µA (digital system)
Low-Power Comparators2

CY8C4146AZQ-S455 Overview

Part: PSoC 4100S Plus — Infineon Technologies (Cypress)

Type: Programmable System-on-Chip (PSoC) / Microcontroller (MCU)

Description: A scalable and reconfigurable platform architecture for programmable embedded system controllers with an Arm Cortex-M0+ CPU, featuring up to 128 KB Flash, 16 KB SRAM, CapSense, programmable analog and digital blocks, and flexible routing.

Operating Conditions:

  • Supply voltage: 1.71–5.5 V
  • CPU clock frequency: 48 MHz

Absolute Maximum Ratings:

Key Specs:

  • CPU: 48-MHz Arm Cortex-M0+
  • Flash memory: Up to 128 KB
  • SRAM memory: Up to 16 KB
  • DMA engine: 8-channel
  • SAR ADC: 12-bit, 1-Msps
  • Opamps: Two, reconfigurable
  • Serial Communication Blocks (SCBs): Five, reconfigurable I2C, SPI, or UART

Features:

  • Capacitive touch-sensing system (CapSense) with best-in-class SNR and water tolerance
  • Programmable general-purpose continuous-time and switched-capacitor analog blocks
  • Programmable logic blocks for Boolean operations
  • Low-power operation with Deep Sleep mode (2.5-μA digital system current)
  • LCD segment drive capability on GPIOs
  • Eight 16-bit timer/counter/pulse-width modulator (TCPWM) blocks
  • True Random Number Generator (TRNG)
  • CAN 2.0B block with support for Time-Triggered CAN (TTCAN)
  • Up to 54 programmable GPIO pins
  • ModusToolbox™ Software and PSoC Creator design environment

Applications:

Package:

  • 44-pin TQFP (0.8-mm pitch)
  • 48-pin TQFP (0.5-mm pitch)
  • 64-pin TQFP (0.8 mm)
  • 64-pin TQFP Fine Pitch (0.5 mm)

CY8C4146AZQ-S455 Pin Configuration

Each Port pin has can be assigned to one of multiple functions; it can, for example, be an analog I/O, a digital peripheral function, an LCD pin, or a CapSense pin. The pin assignments are shown in the following table.

Port/PinAnalogSmart I/OACT #0ACT #1ACT #3DS #2DS #3
P0.0lpcomp.in_p[0]tcpwm.tr_in[0]scb[2].uart_cts:0scb[2].i2c_scl:0scb[0].spi_select1:0
P0.1lpcomp.in_n[0]tcpwm.tr_in[1]scb[2].uart_rts:0scb[2].i2c_sda:0scb[0].spi_select2:0
P0.2lpcomp.in_p[1]scb[0].spi_select3:0
P0.3lpcomp.in_n[1]scb[2].spi_select0:1
P0.4wco.wco_inscb[1].uart_rx:0scb[2].uart_rx:0scb[1].i2c_scl:0scb[1].spi_mosi:1
P0.5wco.wco_outscb[1].uart_tx:0scb[2].uart_tx:0scb[1].i2c_sda:0scb[1].spi_miso:1
P0.6exco.eco_insrss.ext_clk:0scb[1].uart_cts:0scb[2].uart_tx:1scb[1].spi_clk:1
P0.7exco.eco_outtcpwm.line[0]:3scb[1].uart_rts:0scb[1].spi_select0:1
P5.0tcpwm.line[4]:2scb[2].uart_rx:1scb[2].i2c_scl:1scb[2].spi_mosi:0
P5.1tcpwm.line_compl[4]:2scb[2].uart_tx:2scb[2].i2c_sda:1scb[2].spi_miso:0
P5.2tcpwm.line[5]:2scb[2].uart_cts:1lpcomp.comp[0]:2scb[2].spi_clk:0
P5.3tcpwm.line_compl[5]:2scb[2].uart_rts:1lpcomp.comp[1]:0scb[2].spi_select0:0
P5.4tcpwm.line[6]:2scb[2].spi_select1:0
P5.5tcpwm.line_compl[6]:2scb[2].spi_select2:0
P1.0ctb0_oa0+SmartIo[2].io[0]tcpwm.line[2]:1scb[0].uart_rx:1scb[0].i2c_scl:0scb[0].spi_mosi:1
P1.1ctb0_oa0-SmartIo[2].io[1]tcpwm.line_compl[2]:1scb[0].uart_tx:1scb[0].i2c_sda:0scb[0].spi_miso:1
P1.2ctb0_oa0_outSmartIo[2].io[2]tcpwm.line[3]:1scb[0].uart_cts:1tcpwm.tr_in[2]scb[2].i2c_scl:2scb[0].spi_clk:1
P1.3ctb0_oa1_outSmartIo[2].io[3]tcpwm.line_compl[3]:1scb[0].uart_rts:1tcpwm.tr_in[3]scb[2].i2c_sda:2scb[0].spi_select0:1
P1.4ctb0_oa1-SmartIo[2].io[4]tcpwm.line[6]:1scb[3].i2c_scl:0scb[0].spi_select1:1
P1.5ctb0_oa1+SmartIo[2].io[5]tcpwm.line_compl[6]:1scb[3].i2c_sda:0scb[0].spi_select2:1
P1.6ctb0_oa0+SmartIo[2].io[6]tcpwm.line[7]:1scb[0].spi_select3:1
P1.7ctb0_oa1+ sar_ext_vref0 sar_ext_vref1SmartIo[2].io[7]tcpwm.line_compl[7]:1scb[2].spi_clk:1
P2.0sarmux[0]SmartIo[0].io[0]tcpwm.line[4]:0csd.comptcpwm.tr_in[4]scb[1].i2c_scl:1scb[1].spi_mosi:2
P2.1sarmux[1]SmartIo[0].io[1]tcpwm.line_compl[4]:0tcpwm.tr_in[5]scb[1].i2c_sda:1scb[1].spi_miso:2
P2.2sarmux[2]SmartIo[0].io[2]tcpwm.line[5]:1scb[1].spi_clk:2
P2.3sarmux[3]SmartIo[0].io[3]tcpwm.line_compl[5]:1scb[1].spi_select0:2

CY8C4146AZQ-S455 Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings [1]

Spec ID#ParameterDescriptionMinTypMaxUnitsDetails/ Conditions
SID1V DDD_ABSDigital supply relative to V SS-0.5-6V-
SID2V CCD_ABSDirect digital core voltage input relative to V SS-0.5-1.95V-
SID3V GPIO_ABSGPIO voltage-0.5-V DD +0.5V-
SID4I GPIO_ABSMaximum current per GPIO-25-25mA-
SID5I GPIO_injectionGPIO injection current, Max for V IH > V DDD , and Min for V IL < V SS-0.5-0.5mACurrent injected per pin
BID44ESD_HBMElectrostatic discharge human body model2200--V-
BID45ESD_CDMElectrostatic discharge charged device model500--V-
BID46LUPin current for latch-up-140-140mA-

CY8C4146AZQ-S455 Thermal Information

ParameterDescriptionPackageMinTypMaxUnits
T AOperating ambient temperature--4025105°C
T JOperating junction temperature--40-125°C
T JAPackage θ JA44-pin TQFP-55.6-°C/Watt
T JCPackage θ JC44-pin TQFP-14.4-°C/Watt
T JAPackage θ JA64-pin TQFP (0.5-mm pitch)-46-°C/Watt
T JCPackage θ JC64-pin TQFP (0.5-mm pitch)-10-°C/Watt
T JAPackage θ JA64-pin TQFP (0.8-mm pitch)-36.8-°C/Watt
T JCPackage θ JC64-pin TQFP (0.8-mm pitch)-9.4-°C/Watt
T JAPackage θ JA48-pin TQFP (0.5-mm pitch)-39.4-°C/Watt
T JCPackage θ JC48-pin TQFP (0.5-mm pitch)-9.3-°C/Watt

Table 42. Solder Reflow Peak Temperature

PackageMaximum Peak TemperatureMaximum Time at Peak Temperature
All260 °C30 seconds

Table 43. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020

PackageMSL
AllMSL 3

Variants on the same datasheet

These parts have exact links to the same datasheet. They are candidates to compare, not verified drop-in replacements; check package, pinout and electrical limits.

Part NumberManufacturerPackage
CY8C4146AXInow InfineonTQFP-44
CY8C4146AXI-S443now InfineonTQFP-44
CY8C4146AXI-S445now Infineon—
CY8C4146AXI-S453now Infineon—
CY8C4146AXI-S455now Infineon—
CY8C4146AZI-S443now InfineonTQFP-48
CY8C4146AZI-S445now Infineon—
CY8C4146AZI-S453now InfineonTQFP
CY8C4146AZI-S455now Infineon—
CY8C4146AZI-S463now Infineon—
CY8C4146AZQ-S445now Infineon—

Other Microcontrollers (MCU)

All Microcontrollers (MCU) datasheetsAll now Infineon datasheets (12)

Data on this page is extracted from publicly available manufacturer datasheets using automated tools including AI. It may contain errors or omissions. Always verify specifications against the official manufacturer datasheet before making design or purchasing decisions. See our Terms of Service. Rights holders can submit a takedown request.

Ask your AI agent about the CY8C4146AZQ-S455

Connect SheetsData to Claude, Cursor, Codex or any MCP client and your agent reads this datasheet for you: pinout, limits, register maps and design checks, with the numbers taken from the PDF.

claude mcp add --transport http sheetsdata https://mcp.sheetsdata.com/mcp

Then ask: "Can the CY8C4146AZQ-S455 run from my 12 V rail? Check it against the datasheet limits."

Create a free account $2 of usage every month, no card needed.