Skip to main content

CY8C4146AZI-S443

The CY8C4146AZI-S443 is an electronic component from now Infineon. View the full CY8C4146AZI-S443 datasheet below including pinout, absolute maximum ratings.

Manufacturer

now Infineon

Overview

Part: PSoC 4100S Plus — Infineon Technologies (Cypress)

Type: Programmable System-on-Chip (PSoC) / Microcontroller (MCU)

Description: A scalable and reconfigurable platform architecture for programmable embedded system controllers with an Arm Cortex-M0+ CPU, featuring up to 128 KB Flash, 16 KB SRAM, CapSense, programmable analog and digital blocks, and flexible routing.

Operating Conditions:

  • Supply voltage: 1.71–5.5 V
  • CPU clock frequency: 48 MHz

Absolute Maximum Ratings:

Key Specs:

  • CPU: 48-MHz Arm Cortex-M0+
  • Flash memory: Up to 128 KB
  • SRAM memory: Up to 16 KB
  • DMA engine: 8-channel
  • SAR ADC: 12-bit, 1-Msps
  • Opamps: Two, reconfigurable
  • Serial Communication Blocks (SCBs): Five, reconfigurable I2C, SPI, or UART

Features:

  • Capacitive touch-sensing system (CapSense) with best-in-class SNR and water tolerance
  • Programmable general-purpose continuous-time and switched-capacitor analog blocks
  • Programmable logic blocks for Boolean operations
  • Low-power operation with Deep Sleep mode (2.5-μA digital system current)
  • LCD segment drive capability on GPIOs
  • Eight 16-bit timer/counter/pulse-width modulator (TCPWM) blocks
  • True Random Number Generator (TRNG)
  • CAN 2.0B block with support for Time-Triggered CAN (TTCAN)
  • Up to 54 programmable GPIO pins
  • ModusToolbox™ Software and PSoC Creator design environment

Applications:

Package:

  • 44-pin TQFP (0.8-mm pitch)
  • 48-pin TQFP (0.5-mm pitch)
  • 64-pin TQFP (0.8 mm)
  • 64-pin TQFP Fine Pitch (0.5 mm)

Pin Configuration

CY8C4146AZI-S443 Pinout

48-pin TQFP Package

Pin NumberPin NameDescription
1P1.7GPIO Port 1, Pin 7
2P2.0GPIO Port 2, Pin 0
3P2.1GPIO Port 2, Pin 1
4P2.2GPIO Port 2, Pin 2
5P2.3GPIO Port 2, Pin 3
6P2.4GPIO Port 2, Pin 4
7P2.5GPIO Port 2, Pin 5
8P2.6GPIO Port 2, Pin 6
9P2.7GPIO Port 2, Pin 7
10VSSDDigital Ground
11NCNo Connect
12P3.0GPIO Port 3, Pin 0
13P3.1GPIO Port 3, Pin 1
14P3.2GPIO Port 3, Pin 2
15NCNo Connect
16P3.3GPIO Port 3, Pin 3
17P3.4GPIO Port 3, Pin 4
18P3.5GPIO Port 3, Pin 5
19P3.6GPIO Port 3, Pin 6
20P3.7GPIO Port 3, Pin 7
21VDDDDigital Supply Voltage
22P4.0GPIO Port 4, Pin 0
23P4.1GPIO Port 4, Pin 1
24P4.2GPIO Port 4, Pin 2
25P4.3GPIO Port 4, Pin 3
26P7.0GPIO Port 7, Pin 0
27P7.1GPIO Port 7, Pin 1
28P0.0GPIO Port 0, Pin 0
29P0.1GPIO Port 0, Pin 1
30P0.2GPIO Port 0, Pin 2
31P0.3GPIO Port 0, Pin 3
32P0.4GPIO Port 0, Pin 4
33P0.5GPIO Port 0, Pin 5
34P0.6GPIO Port 0, Pin 6
35P0.7GPIO Port 0, Pin 7
36XRESExternal Reset
37VCCDDigital Core Supply Decoupling
38VSSDDigital Ground
39VDDDDigital Supply Voltage
40VDDAAnalog Supply Voltage
41VSSAAnalog Ground
42P1.0GPIO Port 1, Pin 0
43P1.1GPIO Port 1, Pin 1
44P1.2GPIO Port 1, Pin 2
45P1.3GPIO Port 1, Pin 3
46P1.4GPIO Port 1, Pin 4
47P1.5GPIO Port 1, Pin 5
48P1.6GPIO Port 1, Pin 6

Notes

  • The CY8C4146AZI-S443 is a 48-pin TQFP variant of the PSoC 4100S Plus family.
  • Pin numbers extracted directly from the 48-TQFP column of the provided datasheet table.
  • NC (No Connect) pins at positions 11 and 15 should not be connected.
  • Multiple ground (VSSD) and supply (VDDD, VDDA) pins are present for proper power distribution.
  • XRES (pin 36) is the external reset pin.
  • VCCD (pin 37) is a decoupling pin for the digital core supply.

Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings [1]

Spec ID#ParameterDescriptionMinTypMaxUnitsDetails/ Conditions
SID1V DDD_ABSDigital supply relative to V SS-0.5-6V-
SID2V CCD_ABSDirect digital core voltage input relative to V SS-0.5-1.95V-
SID3V GPIO_ABSGPIO voltage-0.5-V DD +0.5V-
SID4I GPIO_ABSMaximum current per GPIO-25-25mA-
SID5I GPIO_injectionGPIO injection current, Max for V IH > V DDD , and Min for V IL < V SS-0.5-0.5mACurrent injected per pin
BID44ESD_HBMElectrostatic discharge human body model2200--V-
BID45ESD_CDMElectrostatic discharge charged device model500--V-
BID46LUPin current for latch-up-140-140mA-

Thermal Information

ParameterDescriptionPackageMinTypMaxUnits
T AOperating ambient temperature--4025105°C
T JOperating junction temperature--40-125°C
T JAPackage θ JA44-pin TQFP-55.6-°C/Watt
T JCPackage θ JC44-pin TQFP-14.4-°C/Watt
T JAPackage θ JA64-pin TQFP (0.5-mm pitch)-46-°C/Watt
T JCPackage θ JC64-pin TQFP (0.5-mm pitch)-10-°C/Watt
T JAPackage θ JA64-pin TQFP (0.8-mm pitch)-36.8-°C/Watt
T JCPackage θ JC64-pin TQFP (0.8-mm pitch)-9.4-°C/Watt
T JAPackage θ JA48-pin TQFP (0.5-mm pitch)-39.4-°C/Watt
T JCPackage θ JC48-pin TQFP (0.5-mm pitch)-9.3-°C/Watt

Table 42. Solder Reflow Peak Temperature

PackageMaximum Peak TemperatureMaximum Time at Peak Temperature
All260 °C30 seconds

Table 43. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020

PackageMSL
AllMSL 3

Related Variants

The following components are covered by the same datasheet.

Part NumberManufacturerPackage
CY8C4146AXInow InfineonTQFP-44
CY8C4146AXI-S443now Infineon
CY8C4146AXI-S445now Infineon
CY8C4146AXI-S453now Infineon
CY8C4146AXI-S455now Infineon
CY8C4146AZI-S445now Infineon
CY8C4146AZI-S453now InfineonTQFP
CY8C4146AZI-S455now Infineon
CY8C4146AZI-S463now Infineon
CY8C4146AZQ-S445now Infineon
CY8C4146AZQ-S455now Infineon
Data on this page is extracted from publicly available manufacturer datasheets using automated tools including AI. It may contain errors or omissions. Always verify specifications against the official manufacturer datasheet before making design or purchasing decisions. See our Terms of Service. Rights holders can submit a takedown request.

Get structured datasheet data via API

Get started free