CH32H417QEU6
Dual-Core RISC-V MicrocontrollerThe CH32H417QEU6 is a dual-core risc-v microcontroller from WCH. View the full CH32H417QEU6 datasheet below including key specifications, pinout, electrical characteristics.
Official CH32H417QEU6 datasheet (PDF) — the source this page was extracted from.
CH32H417QEU6 Key Specifications
| Parameter | Value |
|---|---|
| ADC | 2x 12-bit, up to 5Msps, 16+2 channels |
| DAC | 2x 12-bit |
| USB | USB 3.0 5Gbps (USBSS), USB 2.0 HS 480Mbps, USB FS/OTG |
| SRAM | 896KB (incl. 128KB ITCM and 256KB DTCM) |
| Flash | 960KB CodeFlash |
| HSADC | 1x 10-bit, up to 20Msps, 7 channels |
| Ethernet | MAC + 10/100M PHY, RGMII interface |
| CPU Cores | Qingke RISC-V5F (max 400MHz) + RISC-V3F (max 150MHz) |
| GPIO Count | 95 |
| Op-Amps (OPA) | 3 |
| Low-Power Modes | Sleep, Stop |
| Other Peripherals | FMC/SDRAM, DVP 150MHz, LTDC, GPHA, UHSIF, PIOC, DFSDM, USB PD/Type-C, 16 TouchKey channels |
| Crystal Oscillator | 25MHz external HSE, 32kHz LSE |
| Package Dimensions | 12.3x12.3mm, 0.35mm pitch |
| GPIO Supply (VDDIO) | 3.3V rated, supports 1.8V |
| System Supply (VDD33) | 3.3V rated |
| Communication Interfaces | 8x USART, 4x I2C, I3C, 4x SPI, 2x I2S, 2x QSPI, 3x CAN 2.0B, SDIO/SDMMC, SAI, SerDes |
| High-Speed GPIO Supply (VIO18) | 1.2/1.8/2.5/3.3V selectable |
CH32H417QEU6 Overview
Part: CH32H417QEU6 — WCH (Nanjing Qinheng Microelectronics)
Type: Dual-core RISC-V microcontroller (Qingke RISC-V5F + RISC-V3F)
Description: Dual-core Qingke RISC-V5F (up to 400 MHz) and RISC-V3F (up to 150 MHz) MCU with 960 KB CodeFlash and 896 KB SRAM, integrating USB 3.0, 10/100M Ethernet MAC+PHY, SerDes and USB PD/Type-C, in a QFN128 package.
Operating Conditions:
- Supply voltage: VDD33 2.4–3.6 V (3.15–3.45 V when USB, ETH or SerDes is used); VDDK core 1.17–1.27 V
- Operating temperature: -40 to 85 °C (ambient); junction -40 to 105 °C
- V5F core up to 400 MHz (LDO_VDDK = 011 default); system bus/V3F core up to 150 MHz
- VDDIO 1.65–3.6 V; VIO18 1.1–3.6 V; VBAT 1.8–3.6 V
Key Specs:
- V5F core frequency: 400 MHz max (LDO_VDDK = 011); 480 MHz only for commercial-grade use with TA ≤ 70 °C and good heat dissipation (LDO_VDDK = 101)
- System bus / V3F core frequency: 150 MHz (180 MHz at LDO_VDDK = 101, TA ≤ 70 °C only)
- VDD33A: 1.8–3.6 V (2.4 V min with ADC or DAC; 3.0 V min with HSADC)
- VDD12A (USB 3.0): 1.17–1.27 V typ 1.2 V
- VREFP: 2.4–3.6 V, must not exceed VDD33A
- Memory: 960 KB CodeFlash, 896 KB SRAM (128 KB ITCM, 256 KB DTCM, 512 KB shared), 56 KB bootloader
- ADC: 2 × 12-bit up to 5 Msps; HSADC 10-bit up to 20 Msps (7 channels)
- GPIO: 95 I/O ports
Features:
- Dual-core Qingke RISC-V5F and RISC-V3F with fast programmable interrupt controller
- USB 3.0 (5 Gbps), USB 2.0 HS, and USB 2.0 FS/OTG controllers with PHY
- 10M/100M Ethernet MAC and PHY, RGMII interface
- SerDes long-distance isolated transceiver
- USB PD 3.2 / Type-C controller (up to 240 W EPR)
- SDMMC/SDIO, UHSIF, DVP, FMC (FSMC/SDRAM), LTDC, GPHA, DFSDM, SAI
- 8 USART, 4 I2C, I3C, 4 SPI, 2 QSPI, 3 CAN, 2 I2S
- 2 × 12-bit DAC, 3 OPA/PGA, comparator, 16 TouchKey channels
- AES128/192/256 and SM4 encryption (ECDC), RNG
- Sleep and Stop low-power modes; 16 DMA channels
Applications:
- Industrial networking and Ethernet communication
- USB fast-charging / PD devices
- Long-distance isolated differential communication
Package:
- QFN128 (CH32H417QEU6)
CH32H417QEU6 Features
- Programmable transfer data rate, supporting up to 1.5 Gbps
- Supports high-voltage signal isolation via network transformers, and also supports low-voltage isolation via capacitors
- Built-in 8b/10b encoding/decoding and CRC checking, supports sequence number matching
- Built-in FIFO, supports double-buffered transmit and receive modes
- Supports DMA functionality, with byte-aligned access addresses
- Provides multiple transfer interrupt flags and status indications, providing timely feedback to the application layer
- Differential transmission and reception, can directly drive optical fiber modules
CH32H417QEU6 Pin Configuration
| Pin | Name | Type | Description |
|---|---|---|---|
| 1 | PE2 | I/O | PE2 (FT) (alt: USART5_RX(AF4), SPI4_SCK(AF5), SAI_MCLK_A(AF6), USART6_CK(AF8), SDRAM_CLK(AF9), FSMC_A23(AF12), DVP_D2(AF13), LTDC_R6(AF14)) |
| 2 | PE3 | I/O/SDP | PE3 (alt: SERDES_TXP, TIM8_CH1(AF0), SDRAM_DQM1(AF1), TIM4_CH1(AF2), TIM12_CH1(AF3), PIOC_IO0(AF5), SAI_SD_B(AF6), SDRAM_CS_N0(AF9), USART5_TX(AF11), FSMC_A19(AF12), DVP_D3(AF13)) |
| 3 | PE4 | I/O/SDP | PE4 (alt: SERDES_TXN, TIM8_CH2(AF0), TIM4_CH2(AF2), TIM12_CH2(AF3), PIOC_IO1(AF4), SPI4_NSS(AF5), SAI_FS_A(AF6), SDRAM_CS_N1(AF9), FSMC_A20(AF12), DVP_D4(AF13), LTDC_B0(AF14)) |
| 4 | PE5 | I/O/SDP | PE5 (alt: SERDES_RXP, TIM8_CH3(AF0), TIM4_CH3(AF2), TIM12_CH3(AF3), TIM9_CH3(AF4), SPI4_MISO(AF5), SAI_SCK_A(AF6), SDRAM_CKE0(AF9), SDRAM_D27(AF10), SDRAM_RAS_N(AF9), FSMC_A21(AF12), DVP_D6(AF13), LTDC_G0(AF14)) |
| 5 | PE6 | I/O/SDP | PE6 (alt: SERDES_RXN, TIM8_CH4(AF0), TIM1_BKIN2(AF1), TIM4_CH4(AF2), TIM12_CH4(AF3), TIM9_CH4(AF4), SPI4_MOSI(AF5), SAI_SD_A(AF6), SDRAM_CKE1(AF7), USART8_CK(AF8), SDRAM_D28(AF10), CMP_OUT(AF11), FSMC_A22(AF12), DVP_D7(AF13), LTDC_G1(AF14)) |
| 6 | VDDIO | P | VDDIO |
| 7 | VBAT | P | VBAT |
| 8 | PC13-RTC | I/O | PC13 (alt: RTC(AF1), FSMC_A5(AF12)) |
| 9 | PC14-OSC32_IN | I/O/A | PC14 (alt: OSC32_IN, SDRAM_CKE1(AF9), FSMC_D16(AF12), SDRAM_D16(AF12)) |
| 10 | PC15-OSC32_OUT | I/O/A | PC15 (alt: OSC32_OUT, SDRAM_RAS_N(AF9), FSMC_D17(AF12), SDRAM_D17(AF12)) |
| 11 | VDDK | P | VDDK |
| 12 | MDIRN | ETH | MDIRN |
| 13 | MDIRP | ETH | MDIRP |
| 14 | MDITN | ETH | MDITN |
| 15 | MDITP | ETH | MDITP |
| 16 | VDD33 | P | VDD33 |
| 17 | PF6 | I/O | PF6 (alt: CAN3_RX(AF2), SPI1_NSS(AF3), QSPI2_SCK(AF4), I3C_SCL(AF5), SAI_SD_B(AF6), USART8_RX(AF7), TIM10_CH3(AF9), QSPI1_SIO3(AF10), FSMC_D18(AF12), SDRAM_D18(AF12), TIM11_CH1(AF13)) |
| 18 | PF7 | I/O | PF7 (alt: CAN3_TX(AF2), SPI1_SCK(AF3), QSPI2_SCSN(AF4), I3C_SDA(AF5), SAI_MCLK_B(AF6), USART8_TX(AF7), TIM10_CH4(AF9), QSPI1_SIO2(AF10), FSMC_D19(AF12), SDRAM_D19(AF12), TIM11_CH2(AF13)) |
| 19 | PF8 | I/O | PF8 (alt: HSADC_IN4, SPI1_MOSI(AF3), QSPI2_SIO0(AF4), SAI_SCK_B(AF6), USART8_RTS(AF7), QSPI2_SIO0(AF8), TIM10_CH1(AF9), TIM11_CH3(AF13), QSPI1_SIO0(AF10), FSMC_D20(AF12), SDRAM_D20(AF12)) |
| 20 | PF9 | I/O/A | PF9 (alt: HSADC_IN5, SPI1_MISO(AF3), QSPI2_SIO1(AF4), SAI_FS_B(AF6), USART8_CTS(AF7), TIM10_CH2(AF9), USART8_RTS(AF11), QSPI1_SIO1(AF10), FSMC_D21(AF12), SDRAM_D21(AF12), TIM11_CH4(AF13)) |
| 21 | PF10 | I/O/A | PF10 (alt: HSADC_IN6, QSPI2_SIO2(AF4), USART8_CK(AF7), TIM10_ETR(AF8), USART8_CTS(AF11), FSMC_D22(AF12), SDRAM_D22(AF12), DVP_D11(AF13), LTDC_DE(AF14)) |
| 22 | VSS | P | VSS |
| 23 | XI | I/A | XI |
| 24 | XO | O/A | XO |
| 25 | NRST | I | NRST |
| 26 | PC0 | I/O/A | PC0 (alt: ADC_IN10, HSADC_IN0, TIM8_BKIN(AF0), ETH_MDC(AF1), DFSDM_CKIN0(AF3), FSMC_D4(AF4), PIOC_IO1(AF5), SAI_MCLK_A(AF7), I2C2_SCL(AF9), QSPI2_SIO3(AF10), LTDC_G2(AF11), SDRAM_WE_N(AF12), LTDC_R5(AF14), SDRAM_CAS_N(AF15), UHSIF_CLK_1) |
| 27 | PC1 | I/O/A | PC1 (alt: ADC_IN11, HSADC_IN1, TIM8_CH1N(AF0), ETH_MDIO(AF1), TIM5_CH1(AF2), DFSDM_DATIN0(AF3), FSMC_D5(AF4), SPI2_MOSI(AF5), I2S2_SD(AF5), SAI_SD_A(AF7), PIOC_IO0(AF7), I2C2_SDA(AF9), QSPI2_SCSXN(AF10), SDIO_CK(AF11), LTDC_G5(AF14), SDRAM_WE_N(AF15), UHSIF_PORT0_2, UHSIF_PORT0_3, UHSIF_PORT3_1) |
| 28 | PC2 | I/O/A | PC2 (alt: ADC_IN12, HSADC_IN2, OPA3_P0, TIM8_CH2N(AF0), ETH_PPS(AF1), TIM5_CH2(AF2), DFSDM_CKIN1(AF3), FSMC_D6(AF4), SPI2_MISO(AF5), DFSDM_CKOUT(AF6), SAI_SCK_A(AF7), PIOC_IO1(AF8), I2C2_SMBA(AF9), QSPI2_SIO0(AF10), SDRAM_CS_N0(AF12), SDRAM_DQM0(AF15), UHSIF_PORT1_2, UHSIF_PORT1_3, UHSIF_PORT4_1) |
| 29 | PC3 | I/O/A | PC3 (alt: ADC_IN13, HSADC_IN3, OPA3_N0, TIM8_CH3N(AF0), TIM5_CH3(AF2), DFSDM_DATIN1(AF3), FSMC_D7(AF4), SPI2_MOSI(AF5), I2S2_SD(AF5), SAI_FS_A(AF7), QSPI2_SIO1(AF10), SDRAM_D16(AF11), FSMC_D16(AF11), SDRAM_CKE0(AF12), SDRAM_DQM1(AF15), UHSIF_PORT2_2, UHSIF_PORT2_3, UHSIF_PORT5_1) |
| 30 | VDDIO | P | VDDIO |
| 31 | VSSA | P | VSSA |
| 32 | VREFP | P | VREFP |
| 33 | VDD33A | P | VDD33A |
| 34 | PA0 | I/O/A | PA0 (alt: ADC_IN0, OPA3_OUT0, TIM2_CH1_ETR(AF1), TIM5_CH1(AF2), TIM8_ETR(AF3), QSPI2_SIOX2(AF4), PIOC_IO0(AF5), TIM9_CH1(AF6), USART2_CTS(AF7), USART6_TX(AF8), SDIO_CMD(AF9), FSMC_D23(AF12), SDRAM_D23(AF12), LTDC_R0(AF14), SDRAM_DQM2(AF15)) |
| 35 | PA1 | I/O/A | PA1 (alt: ADC_IN1, TIM2_CH2(AF1), TIM5_CH2(AF2), QSPI2_SIOX3(AF4), TIM9_CH2(AF6), USART2_RTS(AF7), USART6_RX(AF8), QSPI1_SIO3(AF9), FSMC_D24(AF12), SDRAM_D24(AF12), LTDC_R2(AF14)) |
| 36 | PA2 | I/O/A | PA2 (alt: ADC_IN2, OPA3_P1, TIM2_CH3(AF1), TIM5_CH3(AF2), USART6_CK(AF3), TIM9_CH3(AF4), USART2_TX(AF7), FSMC_D25(AF12), SDRAM_D25(AF12), LTDC_R1(AF14)) |
| 37 | PA3 | I/O/A | PA3 (alt: ADC_IN3, OPA3_N1, TIM2_CH4(AF1), TIM5_CH4(AF2), TIM9_CH4(AF4), USART2_RX(AF7), TIM10_CH3(AF8), LTDC_B2(AF9), FSMC_D26(AF12), SDRAM_D26(AF12), LTDC_B5(AF14)) |
| 38 | VDDIO | P | VDDIO |
| 39 | PA4 | I/O/A | PA4 (alt: ADC_IN4, DAC1_OUT, OPA3_OUT1, TIM5_ETR(AF2), TIM9_ETR(AF4), SPI1_NSS(AF5), SPI3_NSS(AF6), I2S3_WS(AF6), USART2_CK(AF7), TIM10_CH4(AF9), FSMC_D27(AF12), SDRAM_D27(AF12), DVP_HSYNC(AF13), LTDC_VSYNC(AF14)) |
| 40 | PA5 | I/O/A | PA5 (alt: ADC_IN5, DAC2_OUT, OPA1_OUT1, TIM2_CH1_ETR(AF1), TIM1_BKIN2(AF2), TIM8_CH1N(AF3), SPI1_SCK(AF5), TIM10_ETR(AF9), DVP_VSYNC(AF11), FSMC_D28(AF12), SDRAM_D28(AF12), LTDC_R4(AF14)) |
| 41 | PA6 | I/O/A | PA6 (alt: ADC_IN6, OPA1_P1, TIM1_BKIN(AF1)) |
| 42 | PA7 | I/O/A | PA7 (alt: ADC_IN7, OPA1_N1, TIM1_CH1N(AF1), TIM3_CH2(AF2), TIM8_CH1N(AF3), SPI1_MOSI(AF5), TIM10_CH2(AF9), SDRAM_WE_N(AF12), LTDC_VSYNC(AF14)) |
| 43 | PC4 | I/O/A | PC4 (alt: ADC_IN14, OPA1_OUT0, CMP_N1, CAN3_RX(AF6), I3C_SCL(AF7), SDRAM_CS_N0(AF12), LTDC_R7(AF14)) |
| 44 | PC5 | I/O/A | PC5 (alt: ADC_IN15, CAN3_TX(AF6), I3C_SDA(AF7), SDRAM_CKE0(AF12), CMP_OUT(AF13), LTDC_DE(AF14)) |
| 45 | PB0 | I/O/A | PB0 (alt: ADC_IN8, OPA1_P0, CMP_P0, MCO(AF0), TIM1_CH2N(AF1), TIM3_CH3(AF2), TIM8_CH2N(AF3), TIM5_CH4(AF4), DFSDM_CKOUT(AF6), SDRAM_DQM3(AF7), USART6_CTS(AF8), LTDC_R3(AF9), FSMC_D29(AF12), SDRAM_D29(AF12), TIM12_ETR(AF13), LTDC_G1(AF14), UHSIF_PORT3_2, UHSIF_PORT3_3, UHSIF_PORT6_1) |
| 46 | PB1 | I/O/A | PB1 (alt: ADC_IN9, OPA1_N0, OPA2_OUT1, CMP_N0, TIM1_CH3N(AF1), TIM3_CH4(AF2), TIM8_CH3N(AF3), TIM12_CH1(AF5), SDRAM_BA0(AF7), DFSDM_DATIN1(AF6), LTDC_R6(AF9), FSMC_D30(AF12), SDRAM_D30(AF12), LTDC_G0(AF14), UHSIF_PORT4_2, UHSIF_PORT4_3, UHSIF_PORT7_1) |
| 47 | PB2 | I/O/A | PB2 (alt: CMP_P1, DFSDM_CKIN1(AF4), TIM12_CH2(AF5), SAI_SD_A(AF6), SPI3_MOSI(AF7), I2S3_SD(AF7), QSPI1_SCK(AF9), FSMC_D31(AF12), SDRAM_D31(AF12), TIM11_ETR(AF13)) |
| 48 | PF11 | I/O/A | PF11 (alt: OPA2_P1, UHSIF_CLK, I2C4_SMBA(AF2), SDRAM_RAS_N(AF12)) |
| 49 | PF12 | I/O/A | PF12 (alt: OPA2_N1, UHSIF_PORT0, I2C4_SCL(AF2), PIOC_IO0(AF3), SDRAM_CAS_N(AF12), UHSIF_PORT0_1) |
| 50 | PF13 | I/O | PF13 (alt: UHSIF_PORT1, I2C4_SDA(AF2), PIOC_IO1(AF5), DVP_PCLK(AF11), TIM12_CH4(AF13), UHSIF_PORT1_1) |
| 51 | VDDIO | P | VDDIO |
| 52 | PE7 | I/O/A | PE7 (alt: OPA2_OUT0, UHSIF_PORT2, TIM1_ETR(AF1), USART8_RX(AF7), QSPI1_SIO X0(AF10), FSMC_D4(AF12), SDRAM_D4(AF12), UHSIF_PORT2_1) |
| 53 | PE8 | I/O/A | PE8 (alt: OPA2_NO, UHSIF_PORT3, TIM1_CH1N(AF1), USART8_TX(AF7), SDIO_D0(AF8), QSPI1_SIOX1(AF10), FSMC_D5(AF12), SDRAM_D5(AF12)) |
| 54 | PE9 | I/O/A | PE9 (alt: OPA2_P0, UHSIF_PORT4, TIM1_CH1(AF1), DFSDM_CKOUT(AF3), SDIO_D1(AF8), QSPI1_SIOX2(AF10), FSMC_D6(AF12), SDRAM_D6(AF12)) |
| 55 | PE10 | I/O | PE10 (alt: UHSIF_PORT5, TIM1_CH2N(AF1), SDRAM_D17(AF3), SDIO_D2(AF8), QSPI2_SCK(AF7), QSPI1_SIOX3(AF10), FSMC_D7(AF12), SDRAM_D7(AF12), SDRAM_BA1(AF15), UHSIF_PORT5_2, UHSIF_PORT5_3) |
| 56 | PE11 | I/O | PE11 (alt: UHSIF_PORT6, TIM1_CH2(AF1), SDRAM_D18(AF3), SPI4_NSS(AF5), QSPI2_SCSN(AF7), SDIO_D3(AF8), FSMC_D8(AF12), SDRAM_D8(AF12), LTDC_G3(AF14), SDRAM_A0(AF15), UHSIF_PORT6_2, UHSIF_PORT6_3) |
| 57 | PE12 | I/O | PE12 (alt: UHSIF_PORT7, TIM1_CH3N(AF1), SDRAM_D19(AF3), SPI4_SCK(AF5), QSPI2_SIO0(AF7), SDIO_D4(AF8), FSMC_D9(AF12), SDRAM_D9(AF12), CMP_OUT(AF13), LTDC_B4(AF14), SDRAM_A1(AF15), UHSIF_PORT7_2, UHSIF_PORT7_3) |
| 58 | PE13 | I/O | PE13 (alt: UHSIF_PORT8, TIM1_CH3(AF1), TIM12_CH2(AF2), SPI4_MISO(AF5), QSPI2_SIO1(AF7), SDIO_D5(AF8), FSMC_D10(AF12), SDRAM_D10(AF12), LTDC_DE(AF14), SDRAM_A2(AF15)) |
| 59 | PE14 | I/O | PE14 (alt: UHSIF_PORT9, TIM1_CH4(AF1), TIM12_CH3(AF2), I3C_SCL(AF3)) |
| 60 | PE15 | I/O | PE15 (alt: UHSIF_PORT10, TIM1_BKIN(AF1), TIM12_CH4(AF2), I3C_SDA(AF3), QSPI2_SIO3(AF7), SDIO_D7(AF8), USART5_CK(AF11), FSMC_D12(AF12), SDRAM_D12(AF12), CMP_OUT(AF13), LTDC_R7(AF14), SDRAM_A4(AF15)) |
| 61 | PB10 | I/O | PB10 (alt: UHSIF_PORT11, SDRAM_A5(AF0), TIM2_CH3(AF1), TIM9_CH2(AF2), LPTIM2_CH1(AF3), I2C2_SCL(AF4), SPI2_SCK(AF5), I2S2_CK(AF5), FSMC_A19(AF6), USART3_TX(AF7), SDIO_CMD(AF8), USART6_CK(AF9), QSPI2_SCSXN(AF11), FSMC_A10(AF12), SDRAM_A10(AF12), LTDC_G4(AF14), SDMMC_D2_1) |
| 62 | PB11 | I/O | PB11 (alt: UHSIF_PORT12, SDRAM_A6(AF0), TIM2_CH4(AF1), FSMC_A20(AF2), LPTIM2_ETR(AF3), I2C2_SDA(AF4), USART3_RX(AF7), SDIO_CK(AF8), TIM9_CH4(AF9), QSPI2_SIOX0(AF11), FSMC_A11(AF12), SDRAM_A11(AF12), LTDC_G5(AF14), SDMMC_D3_1) |
| 63 | VIO18 | P | 主 VIO18 |
| 64 | VDDIO | P | 主 VDDIO |
| 65 | PB12 | I/O | PB12 (alt: UHSIF_PORT13, SDRAM_A7(AF0), TIM1_BKIN(AF1), TIM8_BKIN(AF2), FSMC_A21(AF3), I2C2_SMBA(AF4), SPI2_NSS(AF5), I2S2_WS(AF5), DFSDM_DATIN1(AF6), USART3_CK(AF7), TIM9_CH3(AF8), CAN2_RX(AF9), LTDC_VSYNC(AF10), QSPI2_SIOX1(AF11), FSMC_A12(AF12), SDRAM_A12(AF12), CMP_OUT(AF13), USART7_RX(AF14), DVP_PCLK(AF15)) |
| 66 | PB13 | I/O | PB13 (alt: UHSIF_PORT14, SDRAM_A8(AF0), SDMMC_D0_1) |
| 67 | PB14 | I/O | PB14 (alt: UHSIF_PORT15, FSMC_A23(AF0), TIM1_CH2N(AF1), TIM9_CH1(AF2), TIM8_CH2N(AF3), USART1_TX(AF4), SPI2_MISO(AF5), LTDC_G0(AF6), USART3_RTS(AF7), USART6_RTS(AF8), SDIO_D0(AF9), ETH_PHY_LED4(AF10), QSPI2_SIOX1(AF11), FSMC_A14(AF12), SDRAM_A9(AF0), SDRAM_BA0(AF12), USART7_CK(AF13), LTDC_CLK(AF14), DVP_VSYNC(AF15)) |
| 68 | PB15 | I/O | PB15 (alt: TIM1_CH3N(AF1), TIM9_CH2(AF2), TIM8_CH3N(AF3), USART1_RX(AF4), SPI2_MOSI(AF5), I2S2_SD(AF5), USART6_CTS(AF8), SDIO_D1(AF9), FSMC_A15(AF12), SDRAM_BA1(AF12), LTDC_G7(AF14)) |
| 69 | PD8 | I/O | PD8 (alt: USART3_TX(AF7), FSMC_D13(AF12), SDRAM_D13(AF12), LTDC_B7(AF14)) |
| 70 | PD9 | I/O | PD9 (alt: SDRAM_A9(AF0), I3C_SCL(AF5), USART3_RX(AF7), FSMC_D14(AF12), SDRAM_D14(AF12)) |
| 71 | PD10 | I/O | PD10 (alt: UHSIF_PORT16, SDRAM_A10(AF0), DFSDM_CKOUT(AF3), LPTIM2_ETR(AF4), I3C_SDA(AF5), USART3_CK(AF7), RGMII_TXD3(AF10), FSMC_D15(AF12), SDRAM_D15(AF12), LTDC_B3(AF14)) |
| 72 | PD11 | I/O | PD11 (alt: UHSIF_PORT17, SDRAM_A11(AF0), LPTIM1_ETR(AF1), LPTIM2_CH2(AF3), I2C4_SMBA(AF4), TIM5_ETR(AF6), USART3_CTS(AF7), QSPI1_SIO0(AF9)) |
| 73 | PD12 | - | |
| 74 | PD13 | - | |
| 75 | PD14 | - | |
| 76 | PD15 | - | |
| 77 | PF0 | - | |
| 78 | PF1 | - | |
| 79 | PF2 | - | |
| 80 | VDDK | - | |
| 81 | VIO18 | - | |
| 82 | VDDIO | - | |
| 83 | PC6 | - | |
| 84 | PC7 | - | |
| 85 | PC8 | - | |
| 86 | PC9 | - | |
| 87 | PA8 | - | |
| 88 | PA9/OTG_VBUS | - | |
| 89 | PA10/OTG_ID | - | |
| 90 | PA11/OTG_DM | - | |
| 91 | PA12/OTG_DP | - | |
| 92 | PA13 | - | |
| 93 | VDD33 | - | |
| 94 | PA14 | - | |
| 95 | PA15 | - | |
| 96 | PC10 | - | |
| 97 | PC11 | - | |
| 98 | PC12 | - | |
| 99 | PD0 | - | |
| 100 | PD1 | - | |
| 101 | PD2 | - | |
| 102 | PD3 | - | |
| 103 | PD4 | - | |
| 104 | PD5 | - | |
| 105 | VIO18 | - | |
| 106 | PD6 | - | |
| 107 | PD7 | - | |
| 108 | PF3 | - | |
| 109 | PF4 | - | |
| 110 | PF5 | - | |
| 111 | PE0 | - | |
| 112 | PE1 | - | |
| 113 | PF14 | - | |
| 114 | VDDIO | - | |
| 115 | PB3/CC1 | - | |
| 116 | PB4/CC2 | - | |
| 117 | PB5 | - | |
| 118 | PB6 | - | |
| 119 | PB7 | - | |
| 120 | PB8/USB2DP/SWCLK | - | |
| 121 | PB9/USB2DM/SWDIO | - | |
| 122 | VSS | - | |
| 123 | SSTXB | - | |
| 124 | SSTXA | - | |
| 125 | VDD12A | - | |
| 126 | SSRXB | - | |
| 127 | SSRXA | - | |
| 128 | VDD33 | - |
CH32H417QEU6 Electrical Characteristics
| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| V DD33A | Supply voltage | f S < 2MHz | 2.7 | 3.6 | V | |
| V DD33A | Supply voltage | f S ≥ 2MHz | 3 | 3.6 | V | |
| V REFP (2) | Positive reference voltage | V REFP ≤ V DD33A | 2.4 | 3.3 | 3.6 | V |
| I DD33A | ADC supply current (excluding buffer) | ADC_LP = 0 | 1.42 | mA | ||
| I DD33A | ADC supply current (excluding buffer) | ADC_LP = 1 | 0.37 | mA | ||
| I BUF | ADC buffer current | ADC_LP = 0 | 0.76 | mA | ||
| I BUF | ADC buffer current | ADC_LP = 1 | 0.19 | mA | ||
| f ADC | ADC clock frequency | 14 | 80 | MHz | ||
| f S | Sampling rate | 0.06 | 5 | MHz | ||
| f TRIG | External trigger frequency | f ADC = 14MHz | 875 | kHz | ||
| f TRIG | External trigger frequency | 16 | 1/f ADC | |||
| f TRIG | External trigger frequency | f ADC = 80MHz | 4.4 | MHz | ||
| f TRIG | External trigger frequency | 18 | 1/f ADC | |||
| V AIN | Conversion voltage range | V REFP ≥ V DDIO | 0 | V DDIO | V | |
| V AIN | Conversion voltage range | V REFP < V DDIO | 0 | V REFP | V | |
| R AIN | External input impedance | 50 | kΩ | |||
| R ADC | Sampling switch resistance | 0.6 | 1.5 | kΩ | ||
| C ADC | Internal sample-and-hold capacitance | 4.5 | pF | |||
| t CAL | Calibration time | f ADC = 14MHz | 2 | us | ||
| t Iat | f ADC = 14MHz | 0.143 | us | |||
| t Iat | Injected trigger conversion latency | f ADC = 80MHz | 0.025 2 | us 1/f ADC | ||
| t Iatr | f ADC = 14MHz | 0.143 | us | |||
| t Iatr | Regular trigger conversion latency | f ADC = 80MHz | 0.025 | us | ||
| t Iatr | 2 | 1/f ADC | ||||
| t s | f ADC = 14MHz | 0.107 | 17.11 | us | ||
| t s | Sampling time | 1.5 | 239.5 | 1/f ADC | ||
| t s | f ADC = 80MHz | 0.037 | 2.49 | us | ||
| t s | 3.5 | 239.5 | 1/f ADC | |||
| t STAB | Power-on time | 1 | us |
| t CONV | Total conversion time (including sampling time) | f ADC = 14MHz | 1 | 18 | us |
|---|---|---|---|---|---|
| t CONV | Total conversion time (including sampling time) | 14 | 252 | 1/f ADC | |
| t CONV | Total conversion time (including sampling time) | f ADC = 80MHz | 0.2 | 3.15 | us |
| t CONV | Total conversion time (including sampling time) | 16 | 252 | 1/f ADC |
- The external capacitor on VREFP should be placed as close as possible; otherwise, ADC performance will be affected.
CH32H417QEU6 Ordering Information
No ordering table was found in the provided datasheet section. The section contains only the chapter heading "Chapter 4 Package and Ordering Information" and a general note on dimension units and tolerances. No ordering codes, variants, package types, temperature ranges, or packing methods are listed.
Variants on the same datasheet
These parts have exact links to the same datasheet. They are candidates to compare, not verified drop-in replacements; check package, pinout and electrical limits.
| Part Number | Manufacturer | Package |
|---|---|---|
| CH32H417 | WCH | — |
| CH32H417MEU6 | WCH | QFN-88 10x10mm |
| CH32H417RM | WCH | — |
| CH32H417WEU6 | WCH | QFN-68 8x8mm |
Other Microcontrollers (MCU)
- STM32F407VET6 – STMicroelectronics, ARM Cortex-M4 MCU
- STM32H563ZIT6 – STMicroelectronics, Arm Cortex-M33 32-bit MCU
- RP2040 – Raspberry Pi, Microcontroller
- STM32H743VIT6 – STMicroelectronics, Microcontroller Unit (MCU)
- STM32U575RIT6 – STMicroelectronics, Ultra-low-power Arm Cortex-M33 32-bit MCU
- STM32L011F4U6 – STMicroelectronics, Ultra-low-power Arm Cortex-M0+ MCU
- GD32F103C8T6 – GigaDevice, Arm Cortex-M3 32-bit MCU
- GD32F407VGT6 – GigaDevice, 32-bit ARM Cortex-M4 Microcontroller
All Microcontrollers (MCU) datasheetsAll WCH datasheets (94)
Data on this page is extracted from publicly available manufacturer datasheets using automated tools including AI. It may contain errors or omissions. Always verify specifications against the official manufacturer datasheet before making design or purchasing decisions. See our Terms of Service. Rights holders can submit a takedown request.
Ask your AI agent about the CH32H417QEU6
Connect SheetsData to Claude, Cursor, Codex or any MCP client and your agent reads this datasheet for you: pinout, limits, register maps and design checks, with the numbers taken from the PDF.
claude mcp add --transport http sheetsdata https://mcp.sheetsdata.com/mcp
Then ask: "Can the CH32H417QEU6 run from my 12 V rail? Check it against the datasheet limits."
Create a free account $2 of usage every month, no card needed.