STM32F103XG

Part: STM32F103xC, STM32F103xD, STM32F103xE

Type: ARM Cortex-M3 MCU

Description: ARM-based 32-bit MCU with 256 to 512KB Flash, USB, CAN, 11 timers, 3 ADCs, 13 communication interfaces, and up to 72 MHz maximum frequency.

Operating Conditions:

• Supply voltage: 2.0 to 3.6 V
• Operating temperature: -40 to +125 °C (Junction temperature)
• Max CPU frequency: 72 MHz
• ADC conversion range: 0 to 3.6 V

Absolute Maximum Ratings:

• Max supply voltage: 4.0 V
• Max continuous current: 200 mA (VDD)
• Max junction/storage temperature: -65 to +150 °C (Storage temperature)

Key Specs:

• CPU: ARM 32-bit Cortex-M3
• Max CPU frequency: 72 MHz
• Flash memory: 256 to 512 Kbytes
• SRAM: up to 64 Kbytes
• ADC resolution: 12-bit
• DAC resolution: 12-bit
• SPI speed: 18 Mbit/s
• DMIPS/MHz: 1.25 DMIPS/MHz (Dhrystone 2.1)

Features:

• Single-cycle multiplication and hardware division
• Flexible static memory controller (FSMC)
• LCD parallel interface (8080/6800 modes)
• Power-on reset (POR), Power-down reset (PDR), Programmable voltage detector (PVD)
• Low-power modes: Sleep, Stop, Standby
• 12-channel DMA controller
• Serial wire debug (SWD) & JTAG interfaces
• CRC calculation unit, 96-bit unique ID
• ECOPACK® packages

Package:

• LFBGA144 (144-ball)
• LFBGA100 (100-ball)
• WLCSP64 (64-ball)
• LQFP144 (144-pin)
• LQFP64 (64-pin)

• Core: ARM ® 32-bit Cortex ® -M3 CPU
• -72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access
• -Single-cycle multiplication and hardware division
• Memories
• -256 to 512 Kbytes of Flash memory
• -up to 64 Kbytes of SRAM
• -Flexible static memory controller with 4 Chip Select. Supports Compact Flash, SRAM, PSRAM, NOR and NAND memories
• -LCD parallel interface, 8080/6800 modes
• Clock, reset and supply management
• -2.0 to 3.6 V application supply and I/Os
• -POR, PDR, and programmable voltage detector (PVD)
• -4-to-16 MHz crystal oscillator
• -Internal 8 MHz factory-trimmed RC
• -Internal 40 kHz RC with calibration
• -32 kHz oscillator for RTC with calibration
• Low power
• -Sleep, Stop and Standby modes
• -VBAT supply for RTC and backup registers
• 3 × 12-bit, 1 μs A/D converters (up to 21 channels)
• -Conversion range: 0 to 3.6 V
• -Triple-sample and hold capability
• -Temperature sensor
• 2 × 12-bit D/A converters
• DMA: 12-channel DMA controller
• -Supported peripherals: timers, ADCs, DAC, SDIO, I 2 Ss, SPIs, I 2 Cs and USARTs
• Debug mode
• -Serial wire debug (SWD) & JTAG interfaces
• -Cortex ® -M3 Embedded Trace Macrocell™
• Up to 112 fast I/O ports
• -51/80/112 I/Os, all mappable on 16 external interrupt vectors and almost all 5 V-tolerant

Figure 3. STM32F103xC/D/E BGA144 ballout

136

Figure 4. STM32F103xC/D/E performance line BGA100 ballout

1. The above figure shows the package top view.

Figure 5. STM32F103xC/D/E performance line LQFP144 pinout

1. The above figure shows the package top view.

136

Figure 6. STM32F103xC/D/E performance line LQFP100 pinout

Figure 7. STM32F103xC/D/E performance line LQFP64 pinout

1. The above figure shows the package top view.

136

Figure 8. STM32F103xC/D/E performance line WLCSP64 ballout, ball side

Table 5. High-density STM32F103xC/D/E pin definitions

Table 5. High-density STM32F103xC/D/E pin definitions

136

136

136

1. I = input, O = output, S = supply.
2. FT = 5 V tolerant.
3. Function availability depends on the chosen device.
4. If several peripherals share the same I/O pin, to avoid conflict between these alternate functions only one peripheral should be enabled at a time through the peripheral clock enable bit (in the corresponding RCC peripheral clock enable register).
5. PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these IOs must not be used as a current source (e.g. to drive an LED).
6. Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the Battery backup domain and BKP register description sections in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com .
7. In the WCLSP64 package, the PC3 I/O pin is not bonded and it must be configured by software to output mode (Push-pull) and writing 0 to the data register in order to avoid an extra consumption during low-power modes.
8. Unlike in the LQFP64 package, there is no PC3 in the WLCSP package. The V REF+ functionality is provided instead.
9. This alternate function can be remapped by software to some other port pins (if available on the used package). For more details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com .
10. For the WCLSP64/LQFP64 package, the pins number 5 and 6 are configured as OSC_IN/OSC_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100/BGA100 and LQFP144/BGA144 packages, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to Alternate function I/O and debug configuration section in the STM32F10xxx reference manual.
11. For devices delivered in LQFP64 packages, the FSMC function is not available.

136

Table 6. FSMC pin definition

Table 6. FSMC pin definition

Table 6. FSMC pin definition (continued)

136

The definition and values of input/output AC characteristics are given in Figure 46 and Table 48 , respectively.

Unless otherwise specified, the parameters given in Table 48 are derived from tests performed under ambient temperature and V DD supply voltage conditions summarized in Table 10 .

Table 48. I/O AC characteristics (1)

1. The maximum frequency is defined in Figure 46 .
2. Guaranteed by design.

Figure 46. I/O AC characteristics definition

Figure 46. I/O AC characteristics definition

Stresses above the absolute maximum ratings listed in Table 7: Voltage characteristics , Table 8: Current characteristics , and Table 9: Thermal characteristics may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 7. Voltage characteristics

Table 8. Current characteristics

Table 8. Current characteristics

1. Positive injection is not possible on these I/Os. A negative injection is induced by V IN <VSS . I INJ(PIN) must never be exceeded. Refer to Table 7: Voltage characteristics for the maximum allowed input voltage values.
2. A positive injection is induced by V IN >VDD while a negative injection is induced by V IN <VSS . I INJ(PIN) must never be exceeded. Refer to Table 7: Voltage characteristics for the maximum allowed input voltage values.
3. When several inputs are submitted to a current injection, the maximum Σ I INJ(PIN) is the absolute sum of the positive and negative injected currents (instantaneous values).

136

Table 9. Thermal characteristics

The maximum chip junction temperature (T J max) must never exceed the values given in Table 10: General operating conditions on page 44 .

The maximum chip-junction temperature, T J max, in degrees Celsius, may be calculated using the following equation:

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ® packages, depending on their level of environmental compliance. ECOPACK ® specifications, grade definitions and product status are available at: www.st.com . ECOPACK ® is an ST trademark.