MSP430F5529IPN
Mixed-Signal MicrocontrollerThe MSP430F5529IPN is a mixed-signal microcontroller from Texas Instruments. View the full MSP430F5529IPN datasheet below including key specifications, pinout, absolute maximum ratings.
Manufacturer
Texas Instruments
Category
Mixed-Signal Microcontroller
Package
LQFP-80
Lifecycle
Active
Key Specifications
| Parameter | Value |
|---|---|
| Connectivity | I2C, IrDA, LINbus, SCI, SPI, UART/USART, USB |
| Core Processor | MSP430 CPUXV2 |
| Core Size | 16-Bit |
| Data Converters | A/D 16x12b |
| DigiKey Programmable | Not Verified |
| DigiKey Programmable | Not Verified |
| DigiKey Programmable | Not Verified |
| DigiKey Programmable | Not Verified |
| Mounting Type | Surface Mount |
| Number of I/O | 63 |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Oscillator Type | Internal |
| Oscillator Type | Internal |
| Oscillator Type | Internal |
| Oscillator Type | Internal |
| Package / Case | 80-LQFP |
| Packaging | Tray |
| Packaging | Tray |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Flash Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| RAM Size | 10K x 8 B |
| Clock Speed | 25MHz |
| Standard Pack Qty | 119 |
| Standard Pack Qty | 119 |
| Supplier Device Package | 80-LQFP (12x12) |
| Supplier Device Package | 80-LQFP (12x12) |
| Supplier Device Package | 80-LQFP (12x12) |
| Supplier Device Package | 80-LQFP (12x12) |
| Supply Voltage | 1.8V ~ 3.6V |
Overview
Part: MSP430F5529 — Texas Instruments
Type: Mixed-Signal Microcontroller (MCU)
Description: An ultra-low-power 16-bit RISC microcontroller with a 1.8–3.6 V supply range, up to 25 MHz system clock, integrated USB 2.0, a 12-bit ADC, and multiple communication interfaces, optimized for extended battery life in portable measurement applications.
Operating Conditions:
- Supply voltage: 1.8–3.6 V
- System clock: up to 25 MHz
Absolute Maximum Ratings:
Key Specs:
- Active mode current (Flash execution): 290 μA/MHz at 8 MHz, 3.0 V (typical)
- Active mode current (RAM execution): 150 μA/MHz at 8 MHz, 3.0 V (typical)
- Standby mode (LPM3) current: 1.9 μA at 2.2 V (typical), 2.1 μA at 3.0 V (typical)
- Off mode (LPM4) current: 1.1 μA at 3.0 V (typical)
- Shutdown mode (LPM4.5) current: 0.18 μA at 3.0 V (typical)
- Wake up from standby mode: 3.5 μs (typical)
- ADC resolution: 12-bit
- USB support: Full-speed USB 2.0 with integrated PHY
Features:
- Ultra-low power consumption with multiple low-power modes
- 16-bit RISC architecture with extended memory
- Flexible power-management system with integrated LDO
- Unified clock system with FLL, VLO, REFO, XT1, and XT2 support
- Four 16-bit timers (TA0, TA1, TA2, TB0)
- Two Universal Serial Communication Interfaces (USCI_A0, USCI_A1, USCI_B0, USCI_B1) supporting UART, IrDA, SPI, and I2C
- Integrated USB-PHY, USB power system, and USB-PLL with eight input/output endpoints
- 12-bit Analog-to-Digital Converter (ADC) with internal reference
- Comparator
- Hardware multiplier supporting 32-bit operations
- 3-channel internal DMA
- Basic timer with RTC feature
- Serial onboard programming
Applications:
- Analog and digital sensor systems
- Data loggers
- Connection to USB hosts
Package:
- LQFP (80) - 12 mm × 12 mm
Features
- Low supply voltage range: 3.6 V down to 1.8 V
- Ultra-low power consumption
- -Active mode (AM):
- All system clocks active:
- -290 μA/MHz at 8 MHz, 3.0 V, flash program execution (typical)
- -150 μA/MHz at 8 MHz, 3.0 V, RAM program execution (typical)
- -Standby mode (LPM3):
- Real-time clock (RTC) with crystal, watchdog, and supply supervisor operational, full RAM retention, fast wakeup:
- -1.9 μA at 2.2 V, 2.1 μA at 3.0 V (typical)
- Low-power oscillator (VLO), generalpurpose counter, watchdog, and supply supervisor operational, full RAM retention, fast wakeup:
- -1.4 μA at 3.0 V (typical)
- -Off mode (LPM4):
- Full RAM retention, supply supervisor operational, fast wakeup:
- -1.1 μA at 3.0 V (typical)
- -Shutdown mode (LPM4.5):
- 0.18 μA at 3.0 V (typical)
- Wake up from standby mode in 3.5 μs (typical)
- 16-bit RISC architecture, extended memory, up to 25-MHz system clock
- Flexible power-management system
- -Fully integrated LDO with programmable regulated core supply voltage
- -Supply voltage supervision, monitoring, and brownout
- Unified clock system
- -FLL control loop for frequency stabilization
- -Low-power low-frequency internal clock source (VLO)
- -Low-frequency trimmed internal reference source (REFO)
- -32-kHz watch crystals (XT1)
- -High-frequency crystals up to 32 MHz (XT2)
- 16-bit timer TA0, Timer_A with five capture/ compare registers
- 16-bit timer TA1, Timer_A with three capture/ compare registers
- 16-bit timer TA2, Timer_A with three capture/ compare registers
- 16-bit timer TB0, Timer_B with seven capture/ compare shadow registers
- Two universal serial communication interfaces (USCIs)
- -USCI_A0 and USCI_A1 each support:
- Enhanced UART supports automatic baudrate detection
- IrDA encoder and decoder
- Synchronous SPI
- -USCI_B0 and USCI_B1 each support:
- I 2 C
- Synchronous SPI
- Full-speed universal serial bus (USB)
- -Integrated USB-PHY
- -Integrated 3.3-V and 1.8-V USB power system
- -Integrated USB-PLL
- -Eight input and eight output endpoints
- 12-bit analog-to-digital converter (ADC) (MSP430F552x only) with internal reference, sample-and-hold, and autoscan features
- Comparator
- Hardware multiplier supports 32-bit operations
- Serial onboard programming, no external programming voltage needed
- 3-channel internal DMA
- Basic timer with RTC feature
- Development tools and software (also see Tools and Software)
- -LaunchPad ™ development kit (MSP -EXP430F5529LP)
- -MSP430F5529 experimenter's board (MSP -EXP430F5529)
- -80-pin target development board (MSP -TS430PN80USB)
- -64-pin target development board (MSP -TS430RGC64USB)
- -USB developers package (MSP430USBDEVPACK)
- -MSP430Ware ™ code examples
- Device Comparison summarizes the available family members
Applications
- Analog and digital sensor systems
- Data loggers
- Connection to USB hosts
Product Folder Links:
1
Pin Configuration
MSP430F5529IPN – 80-Pin LQFP (PN Package)
| Pin | Name | Type | Description |
|---|---|---|---|
| 1 | P6.4/CB4/A4 | I/O | Port 6, bit 4 / Comparator B input 4 / Address bit 4 |
| 2 | P6.5/CB5/A5 | I/O | Port 6, bit 5 / Comparator B input 5 / Address bit 5 |
| 3 | P6.6/CB6/A6 | I/O | Port 6, bit 6 / Comparator B input 6 / Address bit 6 |
| 4 | P6.7/CB7/A7 | I/O | Port 6, bit 7 / Comparator B input 7 / Address bit 7 |
| 5 | P7.0/CB8/A12 | I/O | Port 7, bit 0 / Comparator B input 8 / Address bit 12 |
| 6 | P7.1/CB9/A13 | I/O | Port 7, bit 1 / Comparator B input 9 / Address bit 13 |
| 7 | P7.2/CB10/A14 | I/O | Port 7, bit 2 / Comparator B input 10 / Address bit 14 |
| 8 | P7.3/CB11/A15 | I/O | Port 7, bit 3 / Comparator B input 11 / Address bit 15 |
| 9 | P5.0/A8/VREF+/VeREF+ | I/O | Port 5, bit 0 / Address bit 8 / Positive reference voltage |
| 10 | P5.1/A9/VREF−/VeREF− | I/O | Port 5, bit 1 / Address bit 9 / Negative reference voltage |
| 11 | AVCC1 | P | Analog supply voltage 1 |
| 12 | P5.4/XIN | I/O | Port 5, bit 4 / Crystal input |
| 13 | P5.5/XOUT | I/O | Port 5, bit 5 / Crystal output |
| 14 | AVSS1 | S | Analog ground 1 |
| 15 | P8.0 | I/O | Port 8, bit 0 |
| 16 | P8.1 | I/O | Port 8, bit 1 |
| 17 | P8.2 | I/O | Port 8, bit 2 |
| 18 | DVCC1 | P | Digital supply voltage 1 |
| 19 | DVSS1 | S | Digital ground 1 |
| 20 | VCORE | P | Core supply voltage |
| 21 | P1.0/MCLK/CLK | I/O | Port 1, bit 0 / Master clock output |
| 22 | P1.1/TA0 | I/O | Port 1, bit 1 / Timer A0 |
| 23 | P1.2/TA0.1 | I/O | Port 1, bit 2 / Timer A0 capture/compare 1 |
| 24 | P1.3/TA0.2 | I/O | Port 1, bit 3 / Timer A0 capture/compare 2 |
| 25 | P1.4/TA0.3 | I/O | Port 1, bit 4 / Timer A0 capture/compare 3 |
| 26 | P1.5/TA0.4 | I/O | Port 1, bit 5 / Timer A0 capture/compare 4 |
| 27 | P1.6/TA1CLK/COUT | I/O | Port 1, bit 6 / Timer A1 clock / Comparator output |
| 28 | P1.7/TA1.0/SVOUT | I/O | Port 1, bit 7 / Timer A1 capture/compare 0 / SVS output |
| 29 | P2.0/TA1.1 | I/O | Port 2, bit 0 / Timer A1 capture/compare 1 |
| 30 | P2.1/TA1.2 | I/O | Port 2, bit 1 / Timer A1 capture/compare 2 |
| 31 | P2.2/TA2CLK/SMCLK | I/O | Port 2, bit 2 / Timer A2 clock / Subsystem master clock |
| 32 | P2.3/TA2.0 | I/O | Port 2, bit 3 / Timer A2 capture/compare 0 |
| 33 | P2.4/TA2.1 | I/O | Port 2, bit 4 / Timer A2 capture/compare 1 |
| 34 | P2.5/TA2.2 | I/O | Port 2, bit 5 / Timer A2 capture/compare 2 |
| 35 | P2.7/RTCCLK/ACLK | I/O | Port 2, bit 7 / RTC clock / Auxiliary clock |
| 36 | P2.6/RTCCLK/SMCLK | I/O | Port 2, bit 6 / RTC clock / Subsystem master clock |
| 37 | P3.0/UCA0STE/UCA0CLK | I/O | Port 3, bit 0 / USCI A0 slave transmit enable / Clock |
| 38 | P3.1/UCA0SIMO/UCA0SDA | I/O | Port 3, bit 1 / USCI A0 slave input/master output / SDA |
| 39 | P3.2/UCA0SOMI/UCA0SCL | I/O | Port 3, bit 2 / USCI A0 slave output/master input / SCL |
| 40 | P3.3/UCB0CLK/MCLK | I/O | Port 3, bit 3 / USCI B0 clock / Master clock |
| 41 | P3.4/UCA0RXD/UCA0SOMI | I/O | Port 3, bit 4 / USCI A0 receive / Slave output/master input |
| 42 | P3.5/TB0.5 | I/O | Port 3, bit 5 / Timer B0 capture/compare 5 |
| 43 | P3.6/TB0.6 | I/O | Port 3, bit 6 / Timer B0 capture/compare 6 |
| 44 | P3.7/TB0OUT/SVMOUT | I/O | Port 3, bit 7 / Timer B0 output / SVS module output |
| 45 | P4.0/PM_UCB1STE/PM_UCA1CLK | I/O | Port 4, bit 0 / Port module UCB1 slave transmit enable / UCA1 clock |
| 46 | P4.1/PM_UCB1SIMO/PM_UCB1SDA | I/O | Port 4, bit 1 / Port module UCB1 slave input/master output / SDA |
| 47 | P4.2/PM_UCB1SOMI/PM_UCB1SCL | I/O | Port 4, bit 2 / Port module UCB1 slave output/master input / SCL |
| 48 | P4.3/PM_UCB1CLK/PM_UCA1STE | I/O | Port 4, bit 3 / Port module UCB1 clock / UCA1 slave transmit enable |
| 49 | DVSS2 | S | Digital ground 2 |
| 50 | DVCC2 | P | Digital supply voltage 2 |
| 51 | P4.4/PM_UCA1TXD/PM_UCA1SIMO | I/O | Port 4, bit 4 / Port module UCA1 transmit / Slave input/master output |
| 52 | P4.5/PM_UCA1RXD/PM_UCA1SOMI | I/O | Port 4, bit 5 / Port module UCA1 receive / Slave output/master input |
| 53 | P4.6/PM_NONE | I/O | Port 4, bit 6 |
| 54 | P4.7/PM_NONE | I/O | Port 4, bit 7 |
| 55 | P5.6/TB0.0 | I/O | Port 5, bit 6 / Timer B0 capture/compare 0 |
| 56 | P5.7/TB0.1 | I/O | Port 5, bit 7 / Timer B0 capture/compare 1 |
| 57 | P7.4/TB0.2 | I/O | Port 7, bit 4 / Timer B0 capture/compare 2 |
| 58 | P7.5/TB0.3 | I/O | Port 7, bit 5 / Timer B0 capture/compare 3 |
| 59 | P7.6/TB0.4 | I/O | Port 7, bit 6 / Timer B0 capture/compare 4 |
| 60 | P7.7/TB0CLK/MCLK | I/O | Port 7, bit 7 / Timer B0 clock / Master clock |
| 61 | VSSU | S | USB supply ground |
| 62 | VUSB | P | USB supply voltage |
| 63 | PU1.0DP | I/O | USB D+ pull-up control |
| 64 | PU1.0DM | I/O | USB D− pull-up control |
| 65 | VBUS | P | USB VBUS |
| 66 | V18 | P | 1.8V supply |
| 67 | PUR | I/O | USB pull-up resistor control |
| 68 | PU.1 | I/O | USB pull-up bit 1 |
| 69 | PU.0 | I/O | USB pull-up bit 0 |
| 70 | AVSS2 | S | Analog ground 2 |
| 71 | TEST/SBWTCK | I | Test / Spy-Bi-Wire test clock |
| 72 | P1.0/TDO | I/O | Port 1, bit 0 / Test data output |
| 73 | P1.1/TDI/TCLK | I/O | Port 1, bit 1 / Test data input / Test clock |
| 74 | P1.2/TMS | I/O | Port 1, bit 2 / Test mode select |
| 75 | P3.7/TCK | I/O | Port 3, bit 7 / Test clock |
| 76 | RST/NMI/SBWTDIO | I | Reset / Non-maskable interrupt / Spy-Bi-Wire test data I/O |
| 77 | P3.1/TCK | I/O | Port 3, bit 1 / Test clock |
| 78 | P3.0/CB3/A3 | I/O | Port 3, bit 0 / Comparator B input 3 / Address bit 3 |
| 79 | P3.2/CB2/A2 | I/O | Port 3, bit 2 / Comparator B input 2 / Address bit 2 |
| 80 | P6.3/CB3/A3 | I/O | Port 6, bit 3 / Comparator B input 3 / Address bit 3 |
Notes
- MSP430F5529IPN is the 80-pin LQFP (PN package) variant. Pin numbers extracted directly from the pin diagram image (Figure 7-1).
- Power pins: DVCC1 (18), DVSS1 (19), DVCC2 (50), DVSS2 (49), AVCC1 (11), AVSS1 (14), AVSS2 (70), VCORE (20), VBUS (65), V18 (66), VSSU (61), VUSB (62).
- Crystal pins: P5.4/XIN (12), P5.5/XOUT (13).
- Reference pins: P5.0/VREF+ (9), P5.1/VREF− (10).
- Reset/NMI: Pin 76 (RST/NMI/SBWTDIO).
- Test/Debug: TEST/SBWTCK (71), TDO (72), TDI/TCLK (73), TMS (74), TCK (75, 77).
- USB-related: PU1.0DP (63), PU1.0DM (64), PUR (67), PU.0 (69), PU.1 (68).
- Multiple pins support alternate functions (timers, USCI, comparators, address lines). Refer to device datasheet for detailed function selection via control registers.
Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
| MIN | MAX | UNIT | |
|---|---|---|---|
| Voltage applied at V CC to V SS | -0.3 | 4.1 | V |
| Voltage applied to any pin (excluding VCORE, VBUS, V18) (2) | -0.3 | V CC + 0.3 | V |
| Diode current at any device pin | ±2 | mA | |
| Maximum operating junction temperature, T J | 95 | °C | |
| Storage temperature, T stg (3) | -55 | 150 | °C |
Recommended Operating Conditions
| MIN | NOM | MAX | UNIT | |||
|---|---|---|---|---|---|---|
| V CC | PMMCOREVx = 0 | 1.8 | 3.6 | V | ||
| V CC | Supply voltage during program execution and flash | PMMCOREVx = 0, 1 | 2 | 3.6 | V | |
| V CC | programming (AV CC = DV CC1 = DV CC2 = DV CC ) (1) (2) | PMMCOREVx = 0, 1, 2 | 2.2 | 3.6 | V | |
| V CC | PMMCOREVx = 0, 1, 2, 3 | 2.4 | 3.6 | V | ||
| V CC, USB | Supply voltage during USB operation, USB PLL disabled, USB_EN = 1, UPLLEN = 0 | PMMCOREVx = 0 | 1.8 | 3.6 | V | |
| V CC, USB | Supply voltage during USB operation, USB PLL disabled, USB_EN = 1, UPLLEN = 0 | PMMCOREVx = 0, 1 | 2 | 3.6 | V | |
| V CC, USB | Supply voltage during USB operation, USB PLL disabled, USB_EN = 1, UPLLEN = 0 | PMMCOREVx = 0, 1, 2 | 2.2 | 3.6 | V | |
| V CC, USB | Supply voltage during USB operation, USB PLL disabled, USB_EN = 1, UPLLEN = 0 | PMMCOREVx = 0, 1, 2, 3 | 2.4 | 3.6 | V | |
| V CC, USB | Supply voltage during USB operation, USB PLL enabled (3) , USB_EN = 1, UPLLEN = 1 | PMMCOREVx = 2 | 2.2 | 3.6 | V | |
| V CC, USB | Supply voltage during USB operation, USB PLL enabled (3) , USB_EN = 1, UPLLEN = 1 | PMMCOREVx = 2, 3 | 2.4 | 3.6 | V | |
| V SS | Supply voltage (AV SS = DV SS1 = DV SS2 = DV SS ) | 0 | V | |||
| T A | Operating free-air temperature | I version | -40 | 85 | °C | |
| T J | Operating junction temperature | I version | -40 | 85 | °C | |
| C VCORE | Recommended capacitor at VCORE (4) | 470 | nF | |||
| C DVCC / C VCORE | Capacitor ratio of DVCC to VCORE | 10 | ratio | |||
| f SYSTEM | Processor frequency (maximum MCLK frequency) (5) (see Figure 8-1) | PMMCOREVx = 0, 1.8 V ≤ V CC ≤ 3.6 V (default condition) | 0 | 8 | MHz | |
| f SYSTEM | Processor frequency (maximum MCLK frequency) (5) (see Figure 8-1) | PMMCOREVx = 1, 2.0 V ≤ V CC ≤ 3.6 V | 0 | 12 | MHz | |
| f SYSTEM | Processor frequency (maximum MCLK frequency) (5) (see Figure 8-1) | PMMCOREVx = 2, 2.2 V ≤ V CC ≤ 3.6 V | 0 | 20 | MHz | |
| f SYSTEM | PMMCOREVx = 3, 2.4 V ≤ V CC ≤ 3.6 V | 0 | 25 | MHz | ||
| f SYSTEM_USB | Minimum processor frequency for USB operation | 1.5 | MHz | |||
| USB_wait | Wait state cycles during USB operation | 16 | 16 | 16 | cycles |
NOTE: The numbers within the fields denote the supported PMMCOREVx settings.
Figure 8-1. Maximum System Frequency
Thermal Information
| THERMAL METRIC (1) | THERMAL METRIC (1) | THERMAL METRIC (1) | VALUE | UNIT |
|---|---|---|---|---|
| LQFP (PN) | 70 | °C/W | ||
| VQFN (RGC) | 55 | °C/W | ||
| BGA (ZQE) | 84 | °C/W | ||
| LQFP (PN) | 45 | °C/W | ||
| VQFN (RGC) | 25 | °C/W | ||
| BGA (ZQE) | 46 | °C/W | ||
| Rθ JC Junction-to-case thermal | LQFP (PN) | 12 | °C/W | |
| Rθ JC Junction-to-case thermal | VQFN (RGC) | 12 | °C/W | |
| Rθ JC Junction-to-case thermal | BGA (ZQE) | 30 | °C/W | |
| Rθ Junction-to-board | LQFP (PN) | 22 | °C/W | |
| JB | VQFN (RGC) | 6 | °C/W | |
| BGA (ZQE) | 20 | °C/W |
Ordering Information
| PART NUMBER | PACKAGE |
|---|---|
| MSP430F5529IPN | LQFP (80) |
| MSP430F5528IRGC | VQFN (64) |
| MSP430F5528IYFF | DSBGA (64) |
| MSP430F5528IZXH | nFBGA (80) |
| MSP430F5528IZQE | MicroStar Junior BGA (80) |
| MSP430F5527IPN | LQFP (80) |
| MSP430F5525IPN | LQFP (80) |
| MSP430F5521IPN | LQFP (80) |
| MSP430F5526IRGC | VQFN (64) |
| MSP430F5524IRGC | VQFN (64) |
| MSP430F5522IRGC | VQFN (64) |
| MSP430F5526IZXH | nFBGA (80) |
| MSP430F5524IZXH | nFBGA (80) |
| MSP430F5522IZXH | nFBGA (80) |
| MSP430F5526IZQE | MicroStar Junior BGA (80) |
| MSP430F5524IZQE | MicroStar Junior BGA (80) |
| MSP430F5522IZQE | MicroStar Junior BGA (80) |
| MSP430F5519IPN | LQFP (80) |
| MSP430F5517IPN | LQFP (80) |
| MSP430F5515IPN | LQFP (80) |
| MSP430F5514IRGC | VQFN (64) |
| MSP430F5513IRGC | VQFN (64) |
| MSP430F5514IZXH | nFBGA (80) |
| MSP430F5513IZXH | nFBGA (80) |
| MSP430F5514IZQE | MicroStar Junior BGA (80) |
| MSP430F5513IZQE | MicroStar Junior BGA (80) |
Related Variants
The following components are covered by the same datasheet.
| Part Number | Manufacturer | Package |
|---|---|---|
| MSP430F5513 | Texas Instruments | — |
| MSP430F5514 | Texas Instruments | — |
| MSP430F5515 | Texas Instruments | — |
| MSP430F5517 | Texas Instruments | — |
| MSP430F5519 | Texas Instruments | — |
| MSP430F5521 | Texas Instruments | — |
| MSP430F5522 | Texas Instruments | — |
| MSP430F5524 | Texas Instruments | — |
| MSP430F5525 | Texas Instruments | — |
| MSP430F5526 | Texas Instruments | — |
| MSP430F5527 | Texas Instruments | — |
| MSP430F5528 | Texas Instruments | — |
| MSP430F5529 | Texas Instruments | — |
| MSP430F5529IPNR | Texas Instruments | 80-LQFP |
| MSP430F5529IRGCT | — | — |
| MSP430F55XX | Texas Instruments | — |
Data on this page is extracted from publicly available manufacturer datasheets using automated tools including AI. It may contain errors or omissions. Always verify specifications against the official manufacturer datasheet before making design or purchasing decisions. See our Terms of Service. Rights holders can submit a takedown request.
Get structured datasheet data via API
Get started free