Skip to main content

We use cookies to understand how you use our site and improve your experience. See our Privacy Policy.

TLV320AIC3204

Stereo Audio Codec

The TLV320AIC3204 is a stereo audio codec from Texas Instruments. View the full TLV320AIC3204 datasheet below including key specifications, electrical characteristics, absolute maximum ratings.

Official TLV320AIC3204 datasheet (PDF) — the source this page was extracted from.

Manufacturer

Texas Instruments

Package

QFN-32 5x5mm

TLV320AIC3204 Key Specifications

ParameterValue
Data InterfaceSerial
Dynamic Range, ADCs / DACs (db) Typ92 / 100
Mounting TypeSurface Mount
Number of ADCs / DACs2 / 2
Operating Temperature-40°C ~ 85°C
Package / Case32-VFQFN Exposed Pad
Resolution (Bits)32 b
S/N Ratio, ADCs / DACs (db) Typ93 / 100
Sigma DeltaYes
Supplier Device Package32-VQFN (5x5)
TypeStereo Audio
Analog Supply Voltage1.5V ~ 1.95V
Voltage - Supply, Digital1.26V ~ 1.95V

TLV320AIC3204 Overview

Part: TLV320AIC3204 — Texas Instruments

Type: Ultra Low Power Stereo Audio Codec

Description: Low-power, low-voltage stereo audio codec with a 100 dB SNR DAC and 93 dB SNR ADC, 4.1 mW stereo 48 ksps playback, 6.1 mW stereo 48 ksps record, integrated PLL and LDOs, in a 5 mm × 5 mm 32-pin VQFN.

Operating Conditions:

  • Supply voltage: AVDD 1.5–1.95 V; DVDD 1.26–1.95 V; IOVDD 1.1–3.6 V; LDOIN 1.9–3.6 V
  • Operating temperature: -40 to 85 °C
  • Master clock (MCLK): up to 50 MHz (DVDD ≥ 1.65 V), up to 25 MHz (DVDD ≥ 1.26 V)
  • PLL input frequency: 10–20 MHz (fractional divide), 0.512–20 MHz (integer divide)
  • SCL clock frequency: up to 400 kHz

Absolute Maximum Ratings:

  • AVDD to AVSS: -0.3 to 2.2 V
  • DVDD to DVSS: -0.3 to 2.2 V
  • IOVDD to IOVSS: -0.3 to 3.9 V
  • LDOIN to AVSS: -0.3 to 3.9 V
  • Digital input voltage: -0.3 V to IOVDD + 0.3 V
  • Analog input voltage: -0.3 V to AVDD + 0.3 V
  • Max junction temperature: 105 °C
  • Storage temperature: -55 to 125 °C
  • ESD: ±2000 V (HBM), ±750 V (CDM)

Key Specs:

  • ADC SNR (A-weighted, inputs ac-shorted, CM = 0.9 V, 25 °C, AVDD = 1.8 V): 93 dB typ
  • ADC dynamic range (-60 dB full-scale, 1 kHz): 92 dB typ
  • ADC THD+N (-3 dB full-scale, 1 kHz): -85 dB typ
  • ADC SNR at CM = 0.75 V, AVDD = 1.5 V: 91 dB typ
  • ADC input signal level (0 dB), CM = 0.9 V: 0.5 VRMS
  • Stereo line output load resistance: 0.6 kΩ min, 10 kΩ nom
  • Headphone load: 14.4 Ω min single-ended, 24.4 Ω min differential
  • Thermal resistance RθJA: 31.4 °C/W (RHB, 32-pin)

Features:

  • Stereo audio DAC with 100 dB SNR
  • Stereo audio ADC with 93 dB SNR
  • PowerTune
  • Extensive signal processing options
  • Six single-ended or three fully-differential analog inputs
  • Stereo analog and digital microphone inputs
  • Stereo headphone and line outputs
  • Very low-noise PGA
  • Low-power analog bypass mode
  • Programmable microphone bias
  • Programmable PLL
  • Integrated LDO
  • I²C and SPI control interfaces

Applications:

  • Portable navigation devices (PND)
  • Portable media players (PMP)
  • Mobile handsets
  • Communication
  • Portable computing

Package:

  • VQFN-32 (RHB), 5.00 mm × 5.00 mm

TLV320AIC3204 Features

  • 1 · Stereo Audio DAC with 100dB SNR
  • 4.1mW Stereo 48ksps DAC Playback
  • Stereo Audio ADC with 93dB SNR
  • 6.1mW Stereo 48ksps ADC Record
  • PowerTune™
  • Extensive Signal Processing Options
  • Six Single-Ended or 3 Fully-Differential Analog Inputs
  • Stereo Analog and Digital Microphone Inputs
  • Stereo Headphone Outputs
  • Stereo Line Outputs
  • Very Low-Noise PGA
  • Low Power Analog Bypass Mode
  • Programmable Microphone Bias
  • Programmable PLL
  • Integrated LDO
  • 5-mm × 5-mm, 32-Pin VQFN Package

TLV320AIC3204 Applications

  • Portable Navigation Devices (PND)
  • Portable Media Player (PMP)
  • Mobile Handsets
  • Communication
  • Portable Computing

TLV320AIC3204 Pin Configuration

This document describes signals that take on different names depending on how they are configured. In such cases, the different names are placed together and separated by slash (/) characters. For example, "SCL/SS". Active low signals are represented by overbars.

TLV320AIC3204 Electrical Characteristics

At 25°C, AVDD, DVDD, IOVDD = 1.8V, LDOIN = 3.3V, AVDD and DVDD LDO disabled, fs (Audio) = 48kHz, Cref = 10μF on REF pin, PLL disabled unless otherwise noted.

PARAMETERPARAMETERTEST CONDITIONSMINTYPMAXUNIT
AUDIO ADC (1) (2)AUDIO ADC (1) (2)AUDIO ADC (1) (2)AUDIO ADC (1) (2)AUDIO ADC (1) (2)AUDIO ADC (1) (2)AUDIO ADC (1) (2)
Input signal level (0dB)
Device Setup
Single-ended, CM = 0.9V
1kHz sine wave input , Single-ended Configuration IN1_R to Right ADC and IN1_L to Left ADC, R in = 20K, f s = 48kHz, AOSR = 128, MCLK = 256 x f s , PLL Disabled; AGC = OFF, Channel Gain = 0dB, Processing Block = PRB_R1, Power Tune = PTM_R4
Inputs ac-shorted to ground
800.5
93
V RMS
SNRSignal-to-noise ratio, A-weighted (1)(2)IN2_R, IN3_R routed to Right ADC and ac-shorted to ground IN2_L, IN3_L routed to Left ADC and ac-shorted to ground93dB
DRDynamic range A-weighted (1)(2)-60dB full-scale, 1-kHz input signal
-3 dB full-scale, 1-kHz input signal
92
-85
-70dB
THD+NTotal Harmonic Distortion plus NoiseIN2_R, IN3_R routed to Right ADC IN2_L, IN3_L routed to Left ADC -3dB full-scale, 1-kHz input signal-85dB
AUDIO ADCAUDIO ADCAUDIO ADCAUDIO ADCAUDIO ADCAUDIO ADCAUDIO ADC
Input signal level (0dB)
Device Setup
Single-ended, CM = 0.75V, AV DD = 1.5V
1kHz sine wave input, Single-ended Configuration IN1_R, IN2_R, IN3_R routed to Right ADC IN1_L, IN2_L, IN3_L routed to Left ADC R in = 20k Ω , f s = 48kHz, AOSR = 128, MCLK = 256 x f s , PLL Disabled, AGC = OFF, Channel Gain = 0dB, Processing Block = PRB_R1 Power Tune = PTM_R4
0.375V RMS
SNRSignal-to-noise ratio, A-weighted (1)(2)Inputs ac-shorted to ground91dB
DRDynamic range A-weighted (1)(2)-60dB full-scale, 1-kHz input signal90dB
THD+NTotal Harmonic Distortion plus Noise-3dB full-scale, 1-kHz input signal-80dB

TLV320AIC3204 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

MINMAXUNIT
Input voltageAV DD to AV SS-0.32.2V
Input voltageDV DD to DV SS-0.32.2V
Input voltageIOV DD to IOV SS-0.33.9V
Input voltageLDOIN to AV SS-0.33.9V
Digital Input voltage to groundDigital Input voltage to ground-0.3IOV DD + 0.3V
Analog input voltage to groundAnalog input voltage to ground-0.3AV DD + 0.3V
Operating temperature rangeOperating temperature range-4085°C
Junction temperature (T J Max)Junction temperature (T J Max)105°C
Storage temperature, T stgStorage temperature, T stg-55125°C
MINNOMMAXUNIT
LDOINReferenced to AV SS (1)1.93.6V
AV DDReferenced to AV SS (1)1.51.81.95V
IOV DDPower Supply Voltage RangeReferenced to IOV SS (1)1.13.6V
DV DD (2)Referenced to DV SS (1)1.261.81.95V
PLL Input FrequencyClock divider uses fractional divide (D > 0), P = 1, DV DD ≥ 1.65V (Refer to the table in SLAA557, Maximum TLV320AIC3204 Clock Frequencies )1020MHz
Clock divider uses integer divide (D = 0), P = 1, DV DD ≥ 1.65V (Refer to the table in SLAA557, Maximum TLV320AIC3204 Clock Frequencies )0.51220MHz
MCLKMaster Clock FrequencyMCLK; Master Clock Frequency; DV DD ≥ 1.65V
MCLK; Master Clock Frequency; DV DD ≥ 1.26V
50
25
MHz
MHz
SCLSCL Clock Frequency400kHz
Audio input max ac signal swing (IN1_L, IN1_R, IN2_L, IN2_R, IN3_L, IN3_R)CM = 0.75 V00.5300.75 or AVDD-0.75 (3)Vpeak
CM = 0.9 V00.7070.9 or AVDD-0.9 (3)Vpeak
LOL, LORStereo line output load resistance0.610k Ω
HPL, HPRStereo headphone output load resistanceSingle-ended configuration14.416Ω
HPL, HPRHeadphone output load resistanceDifferential configuration24.432Ω
C LoutDigital output load capacitance10pF
T OPROperating Temperature Range-4085°C

TLV320AIC3204 Thermal Information

THERMAL METRIC (1)THERMAL METRIC (1)TLV320AIC3204 RHB (32 PINS)UNIT
R θ JAJunction-to-ambient thermal resistance31.4°C/W
R θ JCtopJunction-to-case (top) thermal resistance21.4°C/W
R θ JBJunction-to-board thermal resistance5.4°C/W
ψ JTJunction-to-top characterization parameter0.2°C/W
ψ JBJunction-to-board characterization parameter5.4°C/W
R θ JCbotJunction-to-case (bottom) thermal resistance0.9°C/W

TLV320AIC3204 Typical Application

The TLV320AIC3204 is a highly integrated stereo audio codec with integrated processing blocks and flexible digital audio interface options. It enables many different types of audio platforms having a need for stereo audio record and playback and needing to interface with other devices in the system over a digital audio interface.

Variants on the same datasheet

These parts have exact links to the same datasheet. They are candidates to compare, not verified drop-in replacements; check package, pinout and electrical limits.

Part NumberManufacturerPackage
TLV320AIC3204IRHBRTexas Instruments32-VFQFN Exposed Pad
TLV320AIC3204IRHBTTexas Instruments32-VFQFN Exposed Pad
TLV320AIC3204STexas InstrumentsQFN-32 5x5mm

Other Integrated Circuits

All Integrated Circuits datasheetsAll Texas Instruments datasheets (2,442)

Data on this page is extracted from publicly available manufacturer datasheets using automated tools including AI. It may contain errors or omissions. Always verify specifications against the official manufacturer datasheet before making design or purchasing decisions. See our Terms of Service. Rights holders can submit a takedown request.

Ask your AI agent about the TLV320AIC3204

Connect SheetsData to Claude, Cursor, Codex or any MCP client and your agent reads this datasheet for you: pinout, limits, register maps and design checks, with the numbers taken from the PDF.

claude mcp add --transport http sheetsdata https://mcp.sheetsdata.com/mcp

Then ask: "Can the TLV320AIC3204 run from my 12 V rail? Check it against the datasheet limits."

Create a free account $2 of usage every month, no card needed.