Skip to main content

We use cookies to understand how you use our site and improve your experience. See our Privacy Policy.

STM32G070CB/KB/RB

ARM Cortex-M0+ 32-bit MCU

The STM32G070CB/KB/RB is a arm cortex-m0+ 32-bit mcu from STMicroelectronics. View the full STM32G070CB/KB/RB datasheet below including key specifications, absolute maximum ratings.

STM32G070CB/KB/RB shares its datasheet with STM32G070RBT6, whose page lists every part number it covers.

Official STM32G070CB/KB/RB datasheet (PDF) — the source this page was extracted from.

STM32G070CB/KB/RB Key Specifications

ParameterValue
ADC12-bit, 0.4 µs, up to 16 external channels
DMA7-channel
I2C2 (Fast-mode Plus, 1 Mbit/s)
SPI2 (32 Mbit/s), one multiplexed with I2S, plus 4 extra via USARTs
CoreArm Cortex-M0+ 32-bit
SRAM36 KB (32 KB with HW parity check)
GPIOsUp to 59 (29 / 43 / 59 depending on package)
USART4
Timers11 (1 advanced-control 16-bit, 5 general-purpose 16-bit, 2 basic 16-bit, 2 watchdogs, SysTick)
Flash Memory128 KB
Supply Voltage2.0V to 3.6V
Debug InterfaceSerial Wire Debug (SWD)
Low-Power ModesSleep, Stop, Standby
Max CPU Frequency64 MHz
Operating Temperature (Ambient)-40°C to 85°C
Operating Temperature (Junction)-40°C to 105°C

STM32G070CB/KB/RB Overview

Part: STM32G070RBT6 (STM32G070CB/KB/RB family) — STMicroelectronics

Type: Arm Cortex-M0+ 32-bit MCU

Description: 32-bit Arm Cortex-M0+ MCU at up to 64 MHz with 128 KB Flash and 36 KB SRAM, 2.0–3.6 V supply, four USARTs, two I²C, two SPIs, and a 12-bit ADC.

Operating Conditions:

  • Supply voltage (VDD/VDDA): 2.0–3.6 V
  • Backup supply (VBAT): 1.55–3.6 V
  • Operating temperature: -40 to 85 °C (ambient); junction temperature -40 to 105 °C
  • Max AHB/APB clock: 64 MHz

Absolute Maximum Ratings:

  • Max supply voltage (VDD): 4.0 V (VBAT also 4.0 V)
  • Max current into VDD/VDDA pins: 100 mA
  • Max current per I/O pin: 15 mA sunk or sourced (20 mA sunk on FT_f pins)
  • Max junction temperature: 150 °C
  • Storage temperature: -65 to +150 °C

Key Specs:

  • Core frequency: up to 64 MHz (fHCLK, fPCLK)
  • Memory: 128 KB Flash, 36 KB SRAM (32 KB with HW parity check)
  • ADC: 12-bit, 0.4 μs conversion time, up to 16 external channels (RB variant), 0 to 3.6 V conversion range
  • I/O: up to 59 fast I/Os on the RB variant, multiple 5 V-tolerant
  • I/O input voltage: up to Min(VDD + 3.6, 5.5) V on standard FT_xx pins; FT_c pins up to 5.0 V
  • Total I/O current: 80 mA sunk and 80 mA sourced (sum of all pins, abs max)
  • Timers: 11 (one 16-bit advanced control, five 16-bit general-purpose, two basic, two watchdogs, SysTick)
  • DMA: 7 channels

Features:

  • Arm Cortex-M0+ CPU with MPU
  • Four USARTs with synchronous SPI mode; two support ISO7816, LIN, IrDA
  • Two I²C interfaces supporting Fast-mode Plus (1 Mbit/s); one supports SMBus/PMBus and wakeup from Stop
  • Two SPIs (32 Mbit/s), one multiplexed with I²S
  • Power-on/power-down reset; Sleep, Stop and Standby low-power modes
  • VBAT supply for RTC and backup registers
  • 32 kHz and 4–48 MHz crystal oscillators, internal 16 MHz RC with PLL option, internal 32 kHz RC
  • Calendar RTC with alarm and periodic wakeup from Stop/Standby
  • CRC calculation unit
  • Serial wire debug (SWD)
  • ECOPACK 2 compliant

Applications:

  • Consumer, industrial and appliance products
  • Internet of Things (IoT) solutions

Package:

  • LQFP64 (10 × 10 mm)
  • LQFP48 (7 × 7 mm)
  • LQFP32 (7 × 7 mm)

STM32G070CB/KB/RB Features

  • Includes ST state-of-the-art patented technology
  • Core: Arm ® 32-bit Cortex ® -M0+ CPU, frequency up to 64 MHz
  • -40°C to 85°C operating temperature
  • Memories
  • -128 Kbytes of flash memory with protection -36 Kbytes of SRAM (32 Kbytes with HW parity check)
  • CRC calculation unit
  • Reset and power management
  • -Power-on/Power-down reset (POR/PDR)
  • -Voltage range: 2.0 V to 3.6 V
  • -Low-power modes: Sleep, Stop, Standby
  • -VBAT supply for RTC and backup registers
  • Clock management
  • -32 kHz crystal oscillator with calibration
  • -4 to 48 MHz crystal oscillator
  • -Internal 16 MHz RC with PLL option
  • -Internal 32 kHz RC oscillator (±5 %)
  • Up to 59 fast I/Os
  • -Multiple 5 V-tolerant I/Os
  • -All mappable on external interrupt vectors
  • 7-channel DMA controller with flexible mapping
  • 12-bit, 0.4 μs ADC (up to 16 ext. channels)
  • -Conversion range: 0 to 3.6V
  • -Up to 16-bit with hardware oversampling
  • 11 timers: 16-bit for advanced motor control, five 16-bit general-purpose, two basic 16-bit, two watchdogs, SysTick timer
  • Calendar RTC with alarm and periodic wakeup from Stop/Standby

STM32G070CB/KB/RB Pin Configuration

Figure 3. STM32G070KxT LQFP32 pinout

Figure 4. STM32G070CxT LQFP48 pinout

35

Figure 5. STM32G070RxT LQFP64 pinout

Table 10. Terms and symbols used in Pin assignment and description table

ColumnSymbolDefinition
Pin nameTerminal name corresponds to its by-default function at reset, unless otherwise specified in parenthesis under the pin name.Terminal name corresponds to its by-default function at reset, unless otherwise specified in parenthesis under the pin name.
SSupply pin
Pin type I/O structure Note UponI I/O FT TT RST _f _a _c _dInput only pin Input / output pin 5 V tolerant I/O 3.6 V tolerant I/O Reset pin with embedded weak pull-up resistor Options for TT or FT I/Os I/O, Fm+ capable I/O, with analog switch function I/O, with specific electrical characteristics
reset, all I/Os areI/O, with specific electrical characteristics set as analog inputs, unless otherwise specified.
Pin functions functions
Functions selected through GPIOx_AFR registersFunctions selected through GPIOx_AFR registers
Functions directly selected/enabled through peripheral registersFunctions directly selected/enabled through peripheral registers
Additional functions

Table 10. Terms and symbols used in Pin assignment and description table

Table 11. Pin assignment and description

Pin Number - LQFP32Pin Number - LQFP48Pin Number - LQFP64Pin name (function upon reset)Pin typeI/O structureNoteAlternate functionsAdditional functions
--1PC11I/OFT-USART3_RX, USART4_RX, TIM1_CH4-
--2PC12I/OFT-TIM14_CH1-
-13PC13I/OFT(1)(2)TIM1_BKINTAMP_IN1,RTC_TS, RTC_OUT1,WKUP2
-24PC14- OSC32_IN (PC14)I/OFT(1)(2)TIM1_BKIN2OSC32_IN
2--PC14- OSC32_IN (PC14)I/OFT(1)(2)TIM1_BKIN2OSC32_IN,OSC_IN
335PC15- OSC32_OUT (PC15)I/OFT(1)(2)OSC32_EN, OSC_EN, TIM15_BKINOSC32_OUT
-46VBATS----
-57VREF+S----
468VDD/VDDAS----
579VSS/VSSAS----
-810PF0-OSC_IN (PF0)I/OFT-TIM14_CH1OSC_IN
-911PF1- OSC_OUT (PF1)I/OFT-OSC_EN, TIM15_CH1NOSC_OUT
61012NRSTI/ORST--NRST
--13PC0I/OFT---
--14PC1I/OFT-TIM15_CH1--
--15PC2I/OFT-SPI2_MISO, TIM15_CH2-
--16PC3I/OFT-SPI2_MOSI-
71117PA0I/OFT_a-SPI2_SCK, USART2_CTS, USART4_TXADC_IN0, TAMP_IN2,WKUP1

Table 11. Pin assignment and description

35

Table 11. Pin assignment and description (continued)

Pin Number - LQFP32Pin Number - LQFP48Pin Number - LQFP64Pin name (function upon reset)Pin typeI/O structureNoteAlternate functionsAdditional functions
81218PA1I/OFT_a-SPI1_SCK/I2S1_CK, USART2_RTS_DE_CK, USART4_RX, TIM15_CH1N, I2C1_SMBA, EVENTOUTADC_IN1
91319PA2I/OFT_a-SPI1_MOSI/I2S1_SD, USART2_TX, TIM15_CH1ADC_IN2, WKUP4,LSCO
101420PA3I/OFT_a-SPI2_MISO, USART2_RX, TIM15_CH2, EVENTOUTADC_IN3
-1521PA4I/OTT_a-SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, EVENTOUTADC_IN4, RTC_OUT2
11--PA4I/OTT_a-SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, EVENTOUTADC_IN4, TAMP_IN1, RTC_TS, RTC_OUT1,WKUP2
121622PA5I/OTT_a-SPI1_SCK/I2S1_CK, USART3_TX, EVENTOUTADC_IN5
131723PA6I/OFT_a-SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BKIN, USART3_CTS, TIM16_CH1ADC_IN6
141824PA7I/OFT_a-SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM1_CH1N, TIM14_CH1, TIM17_CH1ADC_IN7
--25PC4I/OFT_a-USART3_TX, USART1_TXADC_IN17
--26PC5I/OFT_a-USART3_RX, USART1_RXADC_IN18, WKUP5
151927PB0I/OFT_a(3)SPI1_NSS/I2S1_WS, TIM3_CH3, TIM1_CH2N, USART3_RXADC_IN8
162028PB1I/OFT_a-TIM14_CH1, TIM3_CH4, TIM1_CH3N, USART3_RTS_DE_CK, EVENTOUTADC_IN9
172129PB2I/OFT_a-SPI2_MISO, USART3_TX, EVENTOUTADC_IN10
-2230PB10I/OFT_fa-USART3_TX, SPI2_SCK, I2C2_SCLADC_IN11

Table 11. Pin assignment and description (continued)

Table 11. Pin assignment and description (continued)

Pin Number - LQFP32Pin Number - LQFP48Pin Number - LQFP64Pin name (function upon reset)Pin typeI/O structureNoteAlternate functionsAdditional functions
-2331PB11I/OFT_fa-SPI2_MOSI, USART3_RX, I2C2_SDAADC_IN15
-2432PB12I/OFT_a-SPI2_NSS, TIM1_BKIN, TIM15_BKIN, EVENTOUTADC_IN16
-2533PB13I/OFT_f-SPI2_SCK, TIM1_CH1N, USART3_CTS, TIM15_CH1N, I2C2_SCL, EVENTOUT-
-2634PB14I/OFT_f-SPI2_MISO, TIM1_CH2N, USART3_RTS_DE_CK, TIM15_CH1, I2C2_SDA, EVENTOUT-
-2735PB15I/OFT_c(3)SPI2_MOSI, TIM1_CH3N, TIM15_CH1N, TIM15_CH2, EVENTOUTRTC_REFIN
182836PA8I/OFT_c(3)MCO, SPI2_NSS, TIM1_CH1, EVENTOUT-
192937PA9I/OFT_fd(3)MCO, USART1_TX, TIM1_CH2, SPI2_MISO, TIM15_BKIN, I2C1_SCL, EVENTOUT-
203038PC6I/OFT(3)TIM3_CH1-
-3139PC7I/OFT-TIM3_CH2-
--40PD8I/OFT-USART3_TX, SPI1_SCK/I2S1_CK-
--41PD9I/OFT-USART3_RX, SPI1_NSS/I2S1_WS, TIM1_BKIN2-
213242PA10I/OFT_fd(3)SPI2_MOSI, USART1_RX, TIM1_CH3, TIM17_BKIN, I2C1_SDA, EVENTOUT-
223343PA11 [PA9] (4)I/OFT_f(3)SPI1_MISO/I2S1_MCK, USART1_CTS, TIM1_CH4, TIM1_BKIN2, I2C2_SCL-
233444PA12 [PA10] (4)I/OFT_f(3)SPI1_MOSI/I2S1_SD, USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA-

Table 11. Pin assignment and description (continued)

35

Table 11. Pin assignment and description (continued)

Pin Number - LQFP32Pin Number - LQFP48Pin Number - LQFP64Pin name (function upon reset)Pin typeI/O structureNoteAlternate functionsAdditional functions
243545PA13I/OFT(5)SWDIO, IR_OUT, EVENTOUT-
253646PA14-BOOT0I/OFT(5)SWCLK, USART2_TX, EVENTOUTBOOT0
263747PA15I/OFT-SPI1_NSS/I2S1_WS, USART2_RX, USART4_RTS_DE_CK, USART3_RTS_DE_CK, EVENTOUT-
--48PC8I/OFT-TIM3_CH3, TIM1_CH1-
--49PC9I/OFT-I2S_CKIN, TIM3_CH4, TIM1_CH2-
-3850PD0I/OFT_c(3)EVENTOUT, SPI2_NSS, TIM16_CH1-
-3951PD1I/OFT_d(3)EVENTOUT, SPI2_SCK, TIM17_CH1-
-4052PD2I/OFT_c(3)USART3_RTS_DE_CK, TIM3_ETR, TIM1_CH1N-
-4153PD3I/OFT_d(3)USART2_CTS, SPI2_MISO, TIM1_CH2N-
--54PD4I/OFT-USART2_RTS_DE_CK, SPI2_MOSI, TIM1_CH3N-
--55PD5I/OFT-USART2_TX, SPI1_MISO/I2S1_MCK, TIM1_BKIN-
--56PD6I/OFT-USART2_RX, SPI1_MOSI/I2S1_SD-
274257PB3I/OFT_a-SPI1_SCK/I2S1_CK,TIM1_CH2, USART1_RTS_DE_CK, EVENTOUT-
284358PB4I/OFT_a-SPI1_MISO/I2S1_MCK, TIM3_CH1, USART1_CTS, TIM17_BKIN, EVENTOUT-
294459PB5I/OFT-SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM16_BKIN, I2C1_SMBAWKUP6

Table 11. Pin assignment and description (continued)

Table 11. Pin assignment and description (continued)

Pin Number - LQFP32Pin Number - LQFP48Pin Number - LQFP64Pin name (function upon reset)Pin typeI/O structureNoteAlternate functionsAdditional functions
304560PB6I/OFT_fa-USART1_TX, TIM1_CH3, TIM16_CH1N, SPI2_MISO, I2C1_SCL, EVENTOUT-
314661PB7I/OFT_fa-USART1_RX, SPI2_MOSI, TIM17_CH1N, USART4_CTS, I2C1_SDA, EVENTOUT-
324762PB8I/OFT_f-SPI2_SCK, TIM16_CH1, USART3_TX, TIM15_BKIN, I2C1_SCL, EVENTOUT-
14863PB9I/OFT_f-IR_OUT, TIM17_CH1, USART3_RX, SPI2_NSS, I2C1_SDA, EVENTOUT-
--64PC10I/OFT-USART3_TX, USART4_TX, TIM1_CH3-
  1. PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:
  • These GPIOs must not be used as current sources (for example to drive a LED).

  • The speed should not exceed 2 MHz with a maximum load of 30 pF

  1. After an RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers as they are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the RM0444 reference manual.
  2. Upon reset, a pull-down resistor might be present on PA8, PB15, PD0, or PD2, depending on the voltage level on PA9/PC6, PA10/PB0, PD1, and PD3, respectively. In order to disable this resistor, strobe the UCPDx_STROBE bit of the SYSCFG_CFGR1 register during start-up sequence.
  3. Pins PA9/PA10 can be remapped in place of pins PA11/PA12 (default mapping), using SYSCFG_CFGR1 register.
  4. Upon reset, these pins are configured as SW debug alternate functions, and the internal pull-up on PA13 pin and the internal pull-down on PA14 pin are activated.

35

Table 12. Port A alternate function mapping

PortAF0AF1AF2AF3AF4AF5AF6AF7
PA0SPI2_SCKUSART2_CTS--USART4_TX---
PA1SPI1_SCK/ I2S1_CKUSART2_RTS _DE_CK--USART4_RXTIM15_CH1NI2C1_SMBAEVENTOUT
PA2SPI1_MOSI/ I2S1_SDUSART2_TX---TIM15_CH1--
PA3SPI2_MISOUSART2_RX---TIM15_CH2-EVENTOUT
PA4SPI1_NSS/ I2S1_WSSPI2_MOSI--TIM14_CH1--EVENTOUT
PA5SPI1_SCK/ I2S1_CK---USART3_TX--EVENTOUT
PA6SPI1_MISO/ I2S1_MCKTIM3_CH1TIM1_BKIN-USART3_CTSTIM16_CH1--
PA7SPI1_MOSI/ I2S1_SDTIM3_CH2TIM1_CH1N-TIM14_CH1TIM17_CH1--
PA8MCOSPI2_NSSTIM1_CH1----EVENTOUT
PA9MCOUSART1_TXTIM1_CH2-SPI2_MISOTIM15_BKINI2C1_SCLEVENTOUT
PA10SPI2_MOSIUSART1_RXTIM1_CH3--TIM17_BKINI2C1_SDAEVENTOUT
PA11SPI1_MISO/ I2S1_MCKUSART1_CTSTIM1_CH4--TIM1_BKIN2I2C2_SCL-
PA12SPI1_MOSI/ I2S1_SDUSART1_RTS _DE_CKTIM1_ETR--I2S_CKINI2C2_SDA-
PA13SWDIOIR_OUT-----EVENTOUT
PA14SWCLKUSART2_TX-----EVENTOUT
PA15SPI1_NSS/ I2S1_WSUSART2_RX--USART4_RTS _DE_CKUSART3_RTS _DE_CK-EVENTOUT

Table 12. Port A alternate function mapping

Table 13. Port B alternate function mapping

PortAF0AF1AF2AF3AF4AF5AF6AF7
PB0SPI1_NSS/ I2S1_WSTIM3_CH3TIM1_CH2N-USART3_RX---
PB1TIM14_CH1TIM3_CH4TIM1_CH3N-USART3_RTS _DE_CK--EVENTOUT
PB2-SPI2_MISO--USART3_TX--EVENTOUT
PB3SPI1_SCK/ I2S1_CKTIM1_CH2--USART1_RTS _DE_CK--EVENTOUT
PB4SPI1_MISO/ I2S1_MCKTIM3_CH1--USART1_CTSTIM17_BKIN-EVENTOUT
PB5SPI1_MOSI/ I2S1_SDTIM3_CH2TIM16_BKIN---I2C1_SMBA-
PB6USART1_TXTIM1_CH3TIM16_CH1N-SPI2_MISO-I2C1_SCLEVENTOUT
PB7USART1_RXSPI2_MOSITIM17_CH1N-USART4_CTS-I2C1_SDAEVENTOUT
PB8-SPI2_SCKTIM16_CH1-USART3_TXTIM15_BKINI2C1_SCLEVENTOUT
PB9IR_OUT-TIM17_CH1-USART3_RXSPI2_NSSI2C1_SDAEVENTOUT
PB10----USART3_TXSPI2_SCKI2C2_SCL-
PB11SPI2_MOSI---USART3_RX-I2C2_SDA-
PB12SPI2_NSS-TIM1_BKIN--TIM15_BKIN-EVENTOUT
PB13SPI2_SCK-TIM1_CH1N-USART3_CTSTIM15_CH1NI2C2_SCLEVENTOUT
PB14SPI2_MISO-TIM1_CH2N-USART3_RTS _DE_CKTIM15_CH1I2C2_SDAEVENTOUT
PB15SPI2_MOSI-TIM1_CH3N-TIM15_CH1NTIM15_CH2-EVENTOUT

Table 13. Port B alternate function mapping

Table 14. Port C alternate function mapping

PortAF0AF1AF2AF3AF4AF5AF6AF7
PC0--------
PC1--TIM15_CH1-----
PC2-SPI2_MISOTIM15_CH2-----
PC3-SPI2_MOSI------
PC4USART3_TXUSART1_TX------
PC5USART3_RXUSART1_RX------
PC6-TIM3_CH1------
PC7-TIM3_CH2------
PC8-TIM3_CH3TIM1_CH1-----
PC9I2S_CKINTIM3_CH4TIM1_CH2-----
PC10USART3_TXUSART4_TXTIM1_CH3-----
PC11USART3_RXUSART4_RXTIM1_CH4-----
PC12--TIM14_CH1-----
PC13--TIM1_BKIN-----
PC14--TIM1_BKIN2-----
PC15OSC32_ENOSC_ENTIM15_BKIN-----

Table 14. Port C alternate function mapping

Table 15. Port D alternate function mapping

PortAF0AF1AF2AF3AF4AF5AF6AF7
PD0EVENTOUTSPI2_NSSTIM16_CH1-----
PD1EVENTOUTSPI2_SCKTIM17_CH1-----
PD2USART3_RTS _DE_CKTIM3_ETRTIM1_CH1N-----
PD3USART2_CTSSPI2_MISOTIM1_CH2N-----
PD4USART2_RTS _DE_CKSPI2_MOSITIM1_CH3N-----
PD5USART2_TXSPI1_MISO/ I2S1_MCKTIM1_BKIN-----
PD6USART2_RXSPI1_MOSI/ I2S1_SD------
PD8USART3_TXSPI1_SCK/ I2S1_CK------
PD9USART3_RXSPI1_NSS/ I2S1_WSTIM1_BKIN2-----

STM32G070CB/KB/RB Absolute Maximum Ratings

Stresses above the absolute maximum ratings listed in Table 17 , Table 18 and Table 19 may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. The device mission profile (application conditions) is compliant with the JEDEC JESD47 qualification standard.

All voltages are defined with respect to V SS .

Table 17. Voltage characteristics

SymbolRatingsMinMaxUnit
V DDExternal supply voltage-0.34.0V
V BATExternal supply voltage on VBAT pin-0.34.0V
V REF+External voltage on VREF+ pin-0.3Min(V DD + 0.4, 4.0)V
V IN (1)Input voltage on FT_xx pins except FT_c-0.3V DD + 4.0 (2)(3)V
V IN (1)Input voltage on FT_c pins-0.35.5V
V IN (1)Input voltage on any other pin-0.34.0V
  1. Refer to Table 18 for the maximum allowed injected current values.
  2. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
  3. When an FT_a pin is used by an analog peripheral such as ADC, the maximum V IN is 4 V.

Table 18. Current characteristics

SymbolRatingsMaxUnit
I VDD/VDDACurrent into VDD/VDDA power pin (source) (1)100mA
I VSS/VSSACurrent out of VSS/VSSA ground pin (sink) (2)100mA
I IO(PIN)Output current sunk by any I/O and control pin except FT_f15mA
I IO(PIN)Output current sunk by any FT_f pin20mA
I IO(PIN)Output current sourced by any I/O and control pin15mA

Table 18. Current characteristics

Table 18. Current characteristics (continued)

SymbolRatingsMaxUnit
∑ I IO(PIN)Total output current sunk by sum of all I/Os and control pins80mA
∑ I IO(PIN)Total output current sourced by sum of all I/Os and control pins80mA
I INJ(PIN) (2)Injected current on a FT_xx pin-5 / NA (3)mA
I INJ(PIN) (2)Injected current on a TT_a pin (4)-5 / 0mA
∑ |I INJ(PIN) |Total injected current (sum of all I/Os and control pins) (5)25mA
  1. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
  2. On these I/Os, any current injection disturbs the analog performances of the device.
  3. When several inputs are submitted to a current injection, the maximum ∑ |I INJ(PIN) | is the absolute sum of the negative injected currents (instantaneous values).

Table 19. Thermal characteristics

SymbolRatingsValueUnit
T STGStorage temperature range-65 to +150°C
T JMaximum junction temperature150°C

STM32G070CB/KB/RB Thermal Information

The operating junction temperature T J must never exceed the maximum given in Table 20: General operating conditions .

The maximum junction temperature in °C that the device can reach if respecting the operating conditions, is:

$$T_J(max) = T_A(max) + P_D(max) \times \Theta_{JA}$$

STM32G070CB/KB/RB Package Information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com . ECOPACK is an ST trademark.

Variants on the same datasheet

These parts have exact links to the same datasheet. They are candidates to compare, not verified drop-in replacements; check package, pinout and electrical limits.

Part NumberManufacturerPackage
STM32G070STMicroelectronics—
STM32G070CBSTMicroelectronics—
STM32G070CXTSTMicroelectronicsLQFP-48
STM32G070KBSTMicroelectronicsLQFP-32 7x7mm
STM32G070KXTSTMicroelectronicsLQFP-32
STM32G070RBSTMicroelectronicsLQFP-64 10x10mm
STM32G070RBT6STMicroelectronics64-LQFP
STM32G070RXTSTMicroelectronicsLQFP-64

Other Integrated Circuits

All Integrated Circuits datasheetsAll STMicroelectronics datasheets (808)

Data on this page is extracted from publicly available manufacturer datasheets using automated tools including AI. It may contain errors or omissions. Always verify specifications against the official manufacturer datasheet before making design or purchasing decisions. See our Terms of Service. Rights holders can submit a takedown request.

Ask your AI agent about the STM32G070CB/KB/RB

Connect SheetsData to Claude, Cursor, Codex or any MCP client and your agent reads this datasheet for you: pinout, limits, register maps and design checks, with the numbers taken from the PDF.

claude mcp add --transport http sheetsdata https://mcp.sheetsdata.com/mcp

Then ask: "Can the STM32G070CB/KB/RB run from my 12 V rail? Check it against the datasheet limits."

Create a free account $2 of usage every month, no card needed.