RP2040-E4
MicrocontrollerThe RP2040-E4 is a microcontroller from Raspberry Pi. View the full RP2040-E4 datasheet below including electrical characteristics, absolute maximum ratings.
Manufacturer
Raspberry Pi
Category
Microcontroller
Overview
Part: RP2040 — Raspberry Pi (Trading) Ltd.
Type: Microcontroller
Description: Low-cost, high-performance microcontroller featuring dual ARM Cortex-M0+ processors running up to 133 MHz, 264 KB on-chip SRAM, and support for up to 16 MB off-chip Flash memory.
Operating Conditions:
- Supply voltage: 1.8–3.3 V (IOVDD)
- Max CPU frequency: Up to 133 MHz
Absolute Maximum Ratings:
- Max supply voltage: 3.63 V (IOVDD)
Key Specs:
- Processor: Dual ARM Cortex-M0+
- Max CPU frequency: 133 MHz
- On-chip SRAM: 264 KB
- Max off-chip Flash support: 16 MB
- GPIO pins: 30 multi-function
- ADC: 4-channel, 12-bit
- DMA channels: 8
- PIO state machines: 8
Features:
- Dual ARM Cortex-M0+ processors
- 264KB on-chip SRAM
- Support for up to 16MB off-chip Flash
- DMA controller
- 2 × SPI, 2 × I2C, 2 × UART
- 16 × PWM channels
- USB 1.1 Host/Device controller and PHY
- 8 × Programmable I/O (PIO) state machines
- 4-channel 12-bit ADC with internal temperature sensor
- Low-power sleep and dormant modes
- On-chip voltage regulator
- Accurate on-chip clock
- 30 multi-function GPIO pins
Package:
Features
The ARM Cortex-M0+ processor features and benefits are:
-
Tight integration of system peripherals reduces area and development costs.
-
Thumb instruction set combines high code density with 32-bit performance.
-
Support for single-cycle I/O access.
-
Power control optimization of system components.
-
Integrated sleep modes for low-power consumption.
-
Fast code execution enables running the processor with a slower clock or increasing sleep mode time.
-
Optimized code fetching for reduced flash and ROM power consumption.
-
Hardware multiplier.
-
Deterministic, high-performance interrupt handling for time-critical applications.
-
Deterministic instruction cycle timing.
-
Support for system level debug authentication.
-
Serial Wire Debug reduces the number of pins required for debugging.
Pin Configuration
| Name | Description |
|---|---|
| GPIOx | General-purpose digital input and output. RP2040 can connect one of a number of internal peripherals to each GPIO, or control GPIOs directly from software. |
| GPIOx/ADCy | General-purpose digital input and output, with analogue-to-digital converter function. The RP2040 ADC has an analogue multiplexer which can select any one of these pins, and sample the voltage. |
| QSPIx | Interface to a SPI, Dual-SPI or Quad-SPI flash device, with execute-in-place support. These pins can also be used as software-controlled GPIOs, if they are not required for flash access. |
| USB_DM and USB_DP | USB controller, supporting Full Speed device and Full/Low Speed host. A 27Ω series termination resistor is required on each pin, but bus pullups and pulldowns are provided internally. |
| XIN and XOUT | Connect a crystal to RP2040's crystal oscillator. XIN can also be used as a single-ended CMOS clock input, with XOUT disconnected. The USB bootloader requires a 12 MHz crystal or 12 MHz clock input. |
| RUN | Global asynchronous reset pin. Reset when driven low, run when driven high. If no external reset is required, this pin can be tied directly to IOVDD. |
| SWCLK and SWDIO | Access to the internal Serial Wire Debug multi-drop bus. Provides debug access to both processors, and can be used to download code. |
| TESTEN | Factory test mode pin. Tie to GND. |
| GND | Single external ground connection, bonded to a number of internal ground pads on the RP2040 die. |
| IOVDD | Power supply for digital GPIOs, nominal voltage 1.8 V to 3.3 V |
Table 1. The function of each pin is briefly described here. Full electrical specifications can be found in Chapter 5.
Table 2. General Purpose Input/Output (GPIO) Bank 0 Functions
| Name | Description |
|---|---|
| USB_VDD | Power supply for internal USB Full Speed PHY, nominal voltage 3.3 V |
| ADC_AVDD | Power supply for analogue-to-digital converter, nominal voltage 3.3 V |
| VREG_VIN | Power input for the internal core voltage regulator, nominal voltage 1.8 V to 3.3 V |
| VREG_VOUT | Power output for the internal core voltage regulator, nominal voltage 1.1 V, 100 mAmax current |
| DVDD | Digital core power supply, nominal voltage 1.1 V. Can be connected to VREG_VOUT, or to some other board-level power supply. |
Electrical Characteristics
| Parameter | Symbol | Minimum | Maximum | Units | Comment |
|---|---|---|---|---|---|
| Pin Input Leakage Current | I IN | 1 | μ A | ||
| Input Voltage High @IOVDD=1.8V | V IH | 0.65 * IOVDD | IOVDD + 0.3 | V | |
| Input Voltage High @IOVDD=2.5V | V IH | 1.7 | IOVDD + 0.3 | V | |
| Input Voltage High @IOVDD=3.3V | V IH | 2 | IOVDD + 0.3 | V | |
| Input Voltage Low @IOVDD=1.8V | V IL | -0.3 | 0.35 * IOVDD | V |
characteristics
| Parameter | Symbol | Minimum | Maximum | Units | Comment |
|---|---|---|---|---|---|
| Input Voltage Low @IOVDD=2.5V | V IL | -0.3 | 0.7 | V | |
| Input Voltage Low @IOVDD=3.3V | V IL | -0.3 | 0.8 | V | |
| Input Hysteresis Voltage@ IOVDD=1.8V | V HYS | 0.1 * IOVDD | V | Schmitt Trigger enabled | |
| Input Hysteresis Voltage@ IOVDD=2.5V | V HYS | 0.2 | V | Schmitt Trigger enabled | |
| Input Hysteresis Voltage@ IOVDD=3.3V | V HYS | 0.2 | V | Schmitt Trigger enabled | |
| Output Voltage High@ IOVDD=1.8V | V OH | 1.24 | IOVDD | V | I OH = 2, 4, 8 or 12mA depending on setting |
| Output Voltage High@ IOVDD=2.5V | V OH | 1.78 | IOVDD | V | I OH = 2, 4, 8 or 12mA depending on setting |
| Output Voltage High@ IOVDD=3.3V | V OH | 2.62 | IOVDD | V | I OH = 2, 4, 8 or 12mA depending on setting |
| Output Voltage Low@ IOVDD=1.8V | V OL | 0 | 0.3 | V | I OL = 2, 4, 8 or 12mA depending on setting |
| Output Voltage Low@ IOVDD=2.5V | V OL | 0 | 0.4 | V | I OL = 2, 4, 8 or 12mA depending on setting |
| Output Voltage Low@ IOVDD=3.3V | V OL | 0 | 0.5 | V | I OL = 2, 4, 8 or 12mA depending on setting |
| Pull-Up Resistance | R PU | 50 | 80 | kΩ | |
| Pull-Down Resistance | R PD | 50 | 80 | kΩ | |
| Maximum Total IOVDD current | I IOVDD_MAX | 50 | mA | Sum of all current being sourced by GPIO and QSPI pins | |
| Maximum Total VSS current due to IO (IOVSS) | I IOVSS_MAX | 50 | mA | Sum of all current being sunk into GPIO and QSPI pins | |
| Parameter | Symbol | Minimum | Maximum | Units | Comment |
| Pin Input Leakage Current | I IN | 1 | μ A |
Table 633. Oscillator pin characteristics when using a Square Wave input
| Parameter | Symbol | Minimum | Maximum | Units | Comment |
|---|---|---|---|---|---|
| Single Ended Input Voltage High | V IHSE | 2 | V | ||
| Single Ended Input Voltage Low | V ILSE | 0.8 | V | ||
| Differential Input Voltage High | V IHDIFF | 0.2 | V | ||
| Differential Input Voltage Low | V ILDIFF | -0.2 | V | ||
| Output Voltage High | V OH | 2.8 | USB_VDD | V | |
| Output Voltage Low | V OL | 0 | 0.3 | V | |
| Pull-Up Resistance - RPU2 | R PU2 | 0.873 | 1.548 | kΩ | |
| Pull-Up Resistance - RPU1&2 | R PU1&2 | 1.398 | 3.063 | kΩ | |
| Pull-Down Resistance | R PD | 14.25 | 15.75 | kΩ | |
| Parameter | Symbol | Minimum | Maximum | Units | Comment |
| ADC Input Voltage Range | V PIN_ADC | 0 | ADC_AVDD | V | |
| Effective Number of Bits | ENOB | 9 | bits | Simulated | |
| Resolved Bits | 12 | bits | |||
| ADC Input Impedance | R IN_ADC | 100 | kΩ | ||
| Parameter | Symbol | Minimum | Maximum | Units | Comment |
| Input Voltage High | V IH | 0.65*IOVDD | IOVDD + 0.3 | V | XIN only. XOUT floating |
| Input Voltage Low | V IL | 0 | 0.35*IOVDD | V | XIN only. XOUT floating |
See Section 2.16 for more details on the Oscillator, and Minimal Design Example for information on crystal usage.
Absolute Maximum Ratings
| Parameter | Symbol | Minimum | Maximum | Units | Comment |
|---|---|---|---|---|---|
| I/O Supply Voltage | IOVDD | -0.5 | 3.63 | V | |
| Voltage at IO | V PIN | -0.5 | IOVDD + 0.5 | V |
Thermal Information
| Parameter | Symbol | Minimum | Typical | Maximum | Units | Comment |
|---|---|---|---|---|---|---|
| Case | T C | -20 | 85 | °C | ||
| Temperature |
Typical Application
The regulator must have 1 μ F capacitors placed close to its input (VREG_VIN) and output (VREG_VOUT) pins.
Related Variants
The following components are covered by the same datasheet.
| Part Number | Manufacturer | Package |
|---|---|---|
| RP2040 | Raspberry Pi | QFN-56 |
| RP2040-E1 | Raspberry Pi | — |
| RP2040-E10 | Raspberry Pi | — |
| RP2040-E2 | Raspberry Pi | — |
| RP2040-E3 | Raspberry Pi | — |
| RP2040-E5 | Raspberry Pi | — |
| RP2040-E6 | Raspberry Pi | — |
| RP2040-E7 | Raspberry Pi | — |
| RP2040-E8 | Raspberry Pi | — |
| RP2040-E9 | Raspberry Pi | — |
| RP2040.C | Raspberry Pi | — |
| RP2040/DCD | Raspberry Pi | — |
| RP2040/HCD | Raspberry Pi | — |
| RP2040B0 | Raspberry Pi | — |
| RP2040B1 | Raspberry Pi | — |
| RP2040E2 | Raspberry Pi | — |
Get structured datasheet data via API
Get started free