TL072IP

Operational Amplifier

The TL072IP is a operational amplifier from Texas Instruments. View the full TL072IP datasheet below including key specifications, electrical characteristics, absolute maximum ratings.

Official TL072IP datasheet (PDF) — the source this page was extracted from.

Manufacturer

Texas Instruments

TL072IP Key Specifications

Parameter	Value
Amplifier Type	J-FET
Bandwidth	3 MHz
Case/Package	PDIP
Common Mode Rejection Ratio	75 dB
Input Bias Current	65 pA
Quiescent Current	1.4mA (x2 Channels)
Dual Supply Voltage	9 V
Gain Bandwidth Product	3 MHz
Gain Bandwidth Product	5.25 MHz
Height	5.08 mm
Input Bias Current	200 pA
Input Offset Voltage (Vos)	6 mV
Lead Free	Lead Free
Length	9.81 mm
Lifecycle Status	Production (Last Updated: 21 hours ago)
Manufacturer Lifecycle Status	ACTIVE (Last Updated: 21 hours ago)
Max Dual Supply Voltage	18 V
Max I/O Voltage	6 mV
Max Operating Temperature	85 °C
Min Dual Supply Voltage	3.5 V
Min Operating Temperature	-40 °C
Mounting Type	Through Hole
Nominal Gain Bandwidth Product	3 MHz
Nominal Supply Current	5 mA
Number of Amplifiers	2
Number of Channels	2
Number of Circuits	2
Number of Circuits	2
Number of Elements	2
Number of Pins	8
Operating Supply Current	1.4 mA
Operating Supply Voltage	18 V
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	8-DIP (0.300", 7.62mm)
Radiation Hardening	No
REACH SVHC	No
RoHS	Compliant
Schedule B	8542330000
Slew Rate	13 V/µs
Slew Rate	13V/µs
Supplier Device Package	8-PDIP
Thickness	3.9 mm
Input Offset Voltage	3 mV
Supply Voltage Span (Max)	30 V
Supply Voltage Span (Min)	10 V
Voltage Gain	106.02 dB
Width	6.35 mm

TL072IP Overview

Part: TL072IP — Texas Instruments (TL07xx family; TL072 dual, I-grade, P/PDIP-8 package)

Type: Dual Low-Noise JFET-Input Operational Amplifier

Description: Dual FET-input op amp for 4.5–40 V total supply (±2.25 to ±20 V), with 37 nV/√Hz noise at 1 kHz, 0.003% typical THD, and a TL07xH slew rate of 20 V/μs.

Operating Conditions:

Supply voltage (VCC+ – VCC-): 4.5–40 V (all devices other than NS/PS packages and TL07xM)
Operating temperature (TL07xI grade): -40 to 85 °C
Input voltage: (VCC-) + 4 V to (VCC+) + 0.1 V (all other devices)

Absolute Maximum Ratings:

Differential input voltage: VS + 0.2 V (all other devices)
Input current: ±10 mA (all other devices)
Output short-circuit duration: continuous (one amplifier per package, to ground)
Max junction temperature: 150 °C
Storage temperature: -65 to 150 °C
Lead temperature (1.8 mm from case, 10 s): 300 °C
ESD: HBM ±2000 V, CDM ±1000 V

Key Specs:

Input offset voltage: 1 mV typ (TL07xH)
Offset voltage drift: 2 μV/°C
Slew rate: 20 V/μs typ (TL07xH)
Supply current: 940 μA per channel typ (TL07xH)
Input noise voltage: 37 nV/√Hz typ at f = 1 kHz
Total harmonic distortion: 0.003% typ
Thermal resistance RθJA (P, PDIP-8, dual): 85 °C/W
Common-mode input range includes VCC+

Features:

Wide common-mode and differential voltage ranges
Low input bias and offset currents
Output short-circuit protection
Integrated EMI and RF filters (TL07xH)
Diode-clamped inputs on new die

Applications:

Solar string and central inverters
Motor drives (AC and servo drive control and power-stage modules)
Single-phase online UPS and three-phase UPS
Pro audio mixers
Battery test equipment

Package:

P (PDIP, 8) for TL072IP
Other TL072x packages: D (SOIC-8), DDF (SOT-23-THIN-8), PS (SO-8), PW (TSSOP-8)
TL072M only: FK (LCCC-20), JG (CDIP-8), U (CFP-10)

TL072IP Features

High slew rate: 20V/μs (TL07xH, typ)
Low offset voltage: 1mV (TL07xH, typ)
Low offset voltage drift: 2μV/°C
Low power consumption: 940μA/ch (TL07xH, typ)
Wide common-mode and differential voltage ranges
-Common-mode input voltage range includes VCC+
Low input bias and offset currents
Low noise:
-Vn = 37nV/√Hz (typ) at f = 1kHz
Output short-circuit protection
Low total harmonic distortion: 0.003% (typ)
Wide supply voltage:
-±2.25V to ±20V, 4.5V to 40V

TL072IP Applications

TL072IP Pin Configuration

Figure 4-1. TL071H DBV Package, 5-Pin SOT-23 (Top View)

Figure 4-2. TL071H DCK Package, 5-Pin SC70 (Top View)

Figure 4-3. TL071x D Package, 8-Pin SOIC and P Package, 8-pin PDIP (Top View)

Table 4-1. Pin Functions: TL071x

PIN - NAME	PIN - NO. - DBV (SOT-23)	PIN - NO. - DCK (SC70)	PIN - NO. - D (SOIC)	PIN - NO. - P (PDIP)	TYPE	DESCRIPTION
IN-	4	3	2	2	Input	Inverting input
IN+	3	1	3	3	Input	Noninverting input
NC	-	-	8	8	-	Do not connect
NC	-	-	1	1	-	Do not connect
NC	-	-	5	5	-	Do not connect
OUT	1	4	6	6	Output	Output
VCC-	2	2	4	4	-	Power supply
VCC+	5	5	7	7	-	Power supply

Figure 4-4. TL071C PS Package, 8-Pin SO (Top View)

Table 4-1. Pin Functions: TL071x

Table 4-2. Pin Functions: TL071C

PIN - NAME	PIN - NO.	TYPE	DESCRIPTION
IN-	2	Input	Inverting input
IN+	3	Input	Noninverting input
NC	8	-	Do not connect
OFFSET N1	1	-	Input offset adjustment
OFFSET N2	5	-	Input offset adjustment
OUT	6	Output	Output
VCC-	4	-	Power supply
VCC+	7	-	Power supply

Table 4-2. Pin Functions: TL071C

www.ti.com

Figure 4-5. TL072x D, DDF, JG, P, PS, and PW Packages, 8-Pin SOIC, SOT-23-THIN, CDIP, PDIP, SO, and TSSOP (Top View)

Table 4-3. Pin Functions: TL072x

PIN - NAME	PIN - NO.	TYPE	DESCRIPTION
1IN-	2	Input	Inverting input
1IN+	3	Input	Noninverting input
1OUT	1	Output	Output
2IN-	6	Input	Inverting input
2IN+	5	Input	Noninverting input
2OUT	7	Output	Output
VCC-	4	-	Power supply
VCC+	8	-	Power supply

Figure 4-6. TL072M U Package, 10-Pin CFP (Top View)

Table 4-3. Pin Functions: TL072x

PIN - NAME	PIN - NO.	TYPE	DESCRIPTION
1IN-	3	Input	Inverting input
1IN+	4	Input	Noninverting input
1OUT	2	Output	Output
2IN-	7	Input	Inverting input
2IN+	6	Input	Noninverting input
2OUT	8	Output	Output
NC	1, 10	-	Do not connect
VCC-	5	-	Power supply
VCC+	9	-	Power supply

TL072IP Electrical Characteristics

at V S = (V CC+ ) - (V CC-) = 4.5 V to 40 V (±2.25 V to ±20 V), T A = 25°C, R L = 10 kΩ connected to VS / 2, VCM = VS / 2, and VOUT = VS / 2 (unless otherwise noted)

PARAMETER	PARAMETER	TEST CONDITIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE	OFFSET VOLTAGE	OFFSET VOLTAGE	OFFSET VOLTAGE	OFFSET VOLTAGE	OFFSET VOLTAGE	OFFSET VOLTAGE	OFFSET VOLTAGE
V OS	Input offset voltage				±1	±4	mV
V OS			T A = -40°C to +125°C			±5
dV OS /dT	Input offset voltage drift		T A = -40°C to +125°C		±2		μV/ °C
PSRR	Input offset voltage versus power supply	V S = 5 V to 40 V, V CM = V S / 2	T A = -40°C to +125°C		±1	±10	μV/V
PSRR	Channel separation	f = 0 Hz			10		μV/V
INPUT BIAS CURRENT	INPUT BIAS CURRENT	INPUT BIAS CURRENT	INPUT BIAS CURRENT	INPUT BIAS CURRENT	INPUT BIAS CURRENT	INPUT BIAS CURRENT	INPUT BIAS CURRENT
	Input bias current				±1	±120	pA
I B	Input bias current		DCK and DBV packages		±1	±300	pA
	Input bias current		T A = -40°C to +125°C (1)			±5	nA
I OS	Input offset current				±0.5	±120	pA
I OS	Input offset current		DCK and DBV packages		±0.5	±250	pA
I OS	Input offset current		T A = -40°C to +125°C (1)			±5	nA
NOISE	NOISE	NOISE	NOISE	NOISE	NOISE	NOISE	NOISE
E N	Input voltage noise	f = 0.1 Hz to 10 Hz			9.2		μV PP
E N	Input voltage noise				1.4		μV RMS
e N	Input voltage noise density	f = 1 kHz			37		nV/√Hz
e N	Input voltage noise density	f = 10 kHz			21
i N	Input current noise	f = 1 kHz			80		fA/√Hz
INPUT VOLTAGE RANGE	INPUT VOLTAGE RANGE	INPUT VOLTAGE RANGE	INPUT VOLTAGE RANGE	INPUT VOLTAGE RANGE	INPUT VOLTAGE RANGE	INPUT VOLTAGE RANGE	INPUT VOLTAGE RANGE
V CM	Common-mode voltage			(V CC- ) + 1.5		(V CC+ )	V
V CM		V S = 40 V, (V CC- ) + 2.5 V <		100	105		dB
CMRR	Common-mode rejection ratio	V CM < (V CC+ ) - 1.5 V	T A = -40°C to +125°C	95			dB
CMRR	Common-mode rejection ratio	V S = 40 V, (V CC- ) + 2.5 V <		90	105		dB
CMRR	Common-mode rejection ratio	V CM < (V CC+ )	T A = -40°C to +125°C	80			dB
INPUT CAPACITANCE	INPUT CAPACITANCE	INPUT CAPACITANCE	INPUT CAPACITANCE	INPUT CAPACITANCE	INPUT CAPACITANCE	INPUT CAPACITANCE	INPUT CAPACITANCE
Z ID	Differential				100 \|\| 2		MΩ \|\| pF
Z ICM	Common-mode				6 \|\| 1		TΩ \|\| pF
OPEN-LOOP GAIN	OPEN-LOOP GAIN	OPEN-LOOP GAIN	OPEN-LOOP GAIN	OPEN-LOOP GAIN	OPEN-LOOP GAIN	OPEN-LOOP GAIN	OPEN-LOOP GAIN
A OL	Open-loop voltage gain	V S = 40 V, V CM = V S / 2, (V CC- ) + 0.3 V < V O < (V CC+ ) - 0.3 V	T A = -40°C to +125°C	118	125		dB
A OL	Open-loop voltage gain	V S = 40 V, V CM = V S / 2, R L = 2 kΩ, (V CC- ) + 1.2 V < V O < (V CC+ ) - 1.2 V	T A = -40°C to +125°C	115	120		dB
FREQUENCY RESPONSE	FREQUENCY RESPONSE	FREQUENCY RESPONSE	FREQUENCY RESPONSE	FREQUENCY RESPONSE	FREQUENCY RESPONSE	FREQUENCY RESPONSE	FREQUENCY RESPONSE
GBW	Gain-bandwidth product				5.25		MHz
SR	Slew rate	V S = 40 V, G = +1, C L = 20 pF			20		V/μs
t S		To 0.1%, V S = 40 V, V STEP = 10 V , G = +1, C L = 20	pF		0.63
t S		To 0.1%, V S = 40 V, V STEP = 2 V , G = +1, C L = 20	pF		0.56
t S	Settling time	To 0.01%, V S = 40 V, V STEP = 10 V , G = +1, C L =	20 pF		0.91		μs
t S		To 0.01%, V S = 40 V, V STEP = 2 V , G = +1, C L = 20	pF		0.48
	Phase margin	G = +1, R L = 10kΩ, C L = 20	pF		56		°
	Overload recovery time	V IN × gain > V S			300		ns
THD+N	Total harmonic distortion + noise	V S = 40 V, V O = 6 V RMS , G = +1, f = 1	kHz		0.00012		%
EMIRR	EMI rejection ratio	f = 1 GHz			53		dB

TL072IP Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
		All NS and PS packages; All TL07xM devices	-0.3	36	V
Supply voltage, V S = (V+)	Supply voltage, V S = (V+)	All other devices	0	42	V
		All NS and PS packages; All TL07xM devices	(V CC- ) - 0.3	(V CC- ) + 36	V
	Signal pins	All NS and PS packages; All TL07xM devices	(V CC- ) - 0.3	(V CC- ) + 36	V
	Differential voltage (2)	(3)			V
	Differential voltage (2)	All other devices		V S + 0.2	V
	Current (2)	All NS and PS packages; All TL07xM devices		50	mA
	Current (2)	All other devices	-10	10	mA
Output short-circuit (4)	Output short-circuit (4)	Output short-circuit (4)	Continuous	Continuous	Continuous
Operating ambient temperature, T A	Operating ambient temperature, T A	Operating ambient temperature, T A	-55	150	°C
Junction temperature, T J	Junction temperature, T J	Junction temperature, T J		150	°C
Case temperature for 60 seconds - FK package	Case temperature for 60 seconds - FK package	Case temperature for 60 seconds - FK package		260	°C
Lead temperature 1.8 mm (1/16 inch) from case for 10 seconds	Lead temperature 1.8 mm (1/16 inch) from case for 10 seconds	Lead temperature 1.8 mm (1/16 inch) from case for 10 seconds		300	°C
Storage temperature, T stg	Storage temperature, T stg	Storage temperature, T stg	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions . Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Input pins are diode-clamped to both power-supply rails on all new die. Current limit input signals that swing more than 0.5 V beyond the supply rails to 10 mA or less.
(3) Differential voltage only limited by input voltage.
(4) Short-circuit to ground, one amplifier per package.

TL072IP Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V S	Supply voltage, (V CC+ ) - (V CC- )	All NS and PS packages; All TL07xM devices (1)	10	30	V
V S		All other devices	4.5	40	V
V I	Input voltage	All NS and PS packages; All TL07xM devices	(V CC- ) + 2	(V CC+ ) + 0.1	V
V I	Input voltage	All other devices	(V CC- ) + 4	(V CC+ ) + 0.1	V
T A	Specified temperature (2)	TL07xM	-55	125	°C
T A	Specified temperature (2)	TL07xH	-40	125	°C
T A	Specified temperature (2)	TL07xI	-40	85	°C
T A	Specified temperature (2)	TL07xC	0	70	°C

TL072IP Thermal Information

THERMAL METRIC (1)	THERMAL METRIC (1)	TL071xx - D (SOIC) - 8 PINS	TL071xx - DCK (SC70) - 5 PINS	TL071xx - DBV (SOT-23) - 5 PINS	TL071xx - P (PDIP) - 8 PINS	TL071xx - PS (SO) - 8 PINS	UNIT
R θJA	Junction-to-ambient thermal resistance	158.8	217.5	212.2	85	95	°C/W
R θJC(top)	Junction-to-case (top) thermal resistance	98.6	113.1	111.1	-	-	°C/W
R θJB	Junction-to-board thermal resistance	102.3	63.8	79.4	-	-	°C/W
ψ JT	Junction-to-top characterization parameter	45.8	34.8	51.8	-	-	°C/W
ψ JB	Junction-to-board characterization parameter	101.5	63.5	79.0	-	-	°C/W
R θJC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W

TL072IP Typical Application

A typical application for an operational amplifier is an inverting amplifier. This amplifier takes a positive voltage on the input, and makes the voltage a negative voltage. In the same manner, the amplifier makes negative voltages positive.

Other Operational Amplifiers

LM358 – onsemi, Dual Operational Amplifier
NE5532 – Texas Instruments, Dual Operational Amplifier
AD623A – Analog Devices, Rail-to-Rail Instrumentation Amplifier
AD623ARMZ-REEL7 – Analog Devices, Rail-to-Rail Instrumentation Amplifier
AD623ARZ – Analog Devices, Rail-to-Rail Instrumentation Amplifier
AD623ARZ-RL – Analog Devices, Rail-to-Rail Instrumentation Amplifier
AD623B – Analog Devices, Rail-to-Rail Instrumentation Amplifier
AD623BNZ – Analog Devices, Rail-to-Rail Instrumentation Amplifier

All Operational Amplifiers datasheets All Texas Instruments datasheets (2,418)

Data on this page is extracted from publicly available manufacturer datasheets using automated tools including AI. It may contain errors or omissions. Always verify specifications against the official manufacturer datasheet before making design or purchasing decisions. See our Terms of Service. Rights holders can submit a takedown request.

Ask your AI agent about the TL072IP

Connect SheetsData to Claude, Cursor, Codex or any MCP client and your agent reads this datasheet for you: pinout, limits, register maps and design checks, with the numbers taken from the PDF.

claude mcp add --transport http sheetsdata https://mcp.sheetsdata.com/mcp

Then ask: "Can the TL072IP run from my 12 V rail? Check it against the datasheet limits."

Create a free account $2 of usage every month, no card needed.