STM32L052K8
The STM32L052K8 is an electronic component from STMicroelectronics. View the full STM32L052K8 datasheet below including electrical characteristics, absolute maximum ratings.
Manufacturer
STMicroelectronics
Category
Microcontrollers
Overview
The ultra-low-power STM32L052x6/8 microcontrollers incorporate the connectivity power of the universal serial bus (USB 2.0 crystal-less) with the high-performance Arm Cortex-M0+ 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), highspeed embedded memories (64 Kbytes of Flash program memory, 2 Kbytes of data EEPROM and 8 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.
The STM32L052x6/8 devices provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.
The STM32L052x6/8 devices offer several analog features, one 12-bit ADC with hardware oversampling, one DAC, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), three general-purpose 16-bit timers and one basic timer, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.
Moreover, the STM32L052x6/8 devices embed standard and advanced communication interfaces: up to two I2C, two SPIs, one I2S, two USARTs, a low-power UART (LPUART), and a crystal-less USB. The devices offer up to 24 capacitive sensing channels to simply add touch sensing functionality to any application.
The STM32L052x6/8 also include a real-time clock and a set of backup registers that remain powered in Standby mode.
The ultra-low-power STM32L052x6/8 devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +125 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.
37
Pin Configuration
Figure 3. STM32L052x6/8 LQFP64 pinout
- The above figure shows the package top view.
- The I/O pins supplied by VDD_USB are shown in grey.
Figure 4. STM32L052x6/8 TFBGA64 ballout
Figure 4. STM32L052x6/8 TFBGA64 ballout
- The above figure shows the package top view.
- the I/O pins supplied by VDD_USB are shown in grey.
52
Figure 5. STM32L052x6/8 LQFP48 pinout
- The above figure shows the package top view.
- The I/O pins supplied by VDD_USB are shown in grey.
- The above figure shows the package top view.
- The I/O pins supplied by VDD_USB are shown in grey.
Figure 6. STM32L052x6/8 UFQFPN48
Figure 7. STM32L052x6/8 WLCSP36 ballout
- The above figure shows the package top view.
- The above figure shows the package top view.
Figure 8. STM32L052x6/8 LQFP32 pinout
52
Figure 9. STM32L052x6/8 UFQFPN32 pinout
- The above figure shows the package top view.
Table 15. Legend/abbreviations used in the pinout table
| Name | Definition the pin name, the pin the actual pin name | Abbreviation Pin name Unless otherwise specified in brackets below function during and after reset is the same as |
|---|---|---|
| Supply pin | Supply pin | Pin type |
| I | Input only pin | I/O |
| Input / output pin | FT | |
| 5 V tolerant I/O | 5 V tolerant I/O | FTf 5 V tolerant I/O, FM+ capable |
| TC | Standard 3.3V I/O | I/O structure B |
| Dedicated BOOT0 pin | Dedicated BOOT0 pin | RST Bidirectional reset pin with embedded weak pull-up resistor |
| Pin functions | GPIOx_AFR registers | |
| Additional functions | Additional functions |
Table 16. STM32L052x6/8 pin definitions
| Pin Number | Pin Number | Pin Number | Pin Number | Pin Number | Pin Number | Pin Number |
|---|---|---|---|---|---|---|
| LQFP32 | UFQFN32 | WLCSP36 (1) | LQFP48 | UFQFPN48 | LQFP64 | TFBGA64 |
| - | - | - | 1 | 1 | 1 | B2 |
| - | - | - | 2 | 2 | 2 | A2 |
| 2 | 2 | A6 | 3 | 3 | 3 | A1 |
| 3 | 3 | B6 | 4 | 4 | 4 | B1 |
| - | - | - | 5 | 5 | 5 | C1 |
| - | - | - | 6 | 6 | 6 | D1 |
| 4 | 4 | C6 | 7 | 7 | 7 | E1 |
| - | - | - | - | - | 8 | E3 |
| - | - | - | - | - | 9 | E2 |
| - | - | - | - | - | 10 | F2 |
| - | - | - | - | - | 11 | - |
| - | - | - | 8 | 8 | 12 | F1 |
| - | - | E6 | - | - | - | G1 |
| 5 | 5 | D5 | 9 | 9 | 13 | H1 |
Table 16. STM32L052x6/8 pin definitions
52
Table 16. STM32L052x6/8 pin definitions (continued)
| Pin Number | Pin Number | Pin Number | Pin Number | Pin Number | Pin Number | Pin Number |
|---|---|---|---|---|---|---|
| LQFP32 | UFQFN32 | WLCSP36 (1) | LQFP48 | UFQFPN48 | LQFP64 | TFBGA64 |
| 6 | 6 | D4 | 10 | 10 | 14 | G2 |
| 7 | 7 | F6 | 11 | 11 | 15 | H2 |
| 8 | 8 | E5 | 12 | 12 | 16 | F3 |
| 9 | 9 | F5 | 13 | 13 | 17 | G3 |
| - | - | - | - | - | 18 | C2 |
| - | - | - | - | - | 19 | D2 |
| 10 | 10 | E4 | 14 | 14 | 20 | H3 |
| 11 | 11 | F4 | 15 | 15 | 21 | F4 |
| 12 | 12 | E3 | 16 | 16 | 22 | G4 |
Table 16. STM32L052x6/8 pin definitions (continued)
Table 16. STM32L052x6/8 pin definitions (continued)
| Pin Number | Pin Number | Pin Number | Pin Number | Pin Number | Pin Number | Pin Number |
|---|---|---|---|---|---|---|
| LQFP32 | UFQFN32 | WLCSP36 (1) | LQFP48 | UFQFPN48 | LQFP64 | TFBGA64 |
| 13 | 13 | F3 | 17 | 17 | 23 | H4 |
| - | - | - | - | - | 24 | H5 |
| - | - | - | - | - | 25 | H6 |
| 14 | 14 | D3 | 18 | 18 | 26 | F5 |
| 15 | 15 | C3 | 19 | 19 | 27 | G5 |
| - | 16 | F2 | 20 | 20 | 28 | G6 |
| - | - | E2 | 21 | 21 | 29 | G7 |
| - | - | D2 | 22 | 22 | 30 | H7 |
| 16 | - | - | 23 | 23 | 31 | D6 |
| 17 | 17 | F1 | 24 | 24 | 32 | E5 |
| - | - | - | 25 | 25 | 33 | H8 |
Table 16. STM32L052x6/8 pin definitions (continued)
52
Table 16. STM32L052x6/8 pin definitions (continued)
| Pin Number | Pin Number | Pin Number | Pin Number | Pin Number | Pin Number | Pin Number |
|---|---|---|---|---|---|---|
| LQFP32 | UFQFN32 | WLCSP36 (1) | LQFP48 | UFQFPN48 | LQFP64 | TFBGA64 |
| - | - | - | 26 | 26 | 34 | G8 |
| - | - | - | 27 | 27 | 35 | F8 |
| - | - | - | 28 | 28 | 36 | F7 |
| - | - | - | - | - | 37 | F6 |
| - | - | - | - | - | 38 | E7 |
| - | - | - | - | - | 39 | E8 |
| - | - | - | - | - | 40 | D8 |
| 18 | 18 | E1 | 29 | 29 | 41 | D7 |
| 19 | 19 | D1 | 30 | 30 | 42 | C7 |
| 20 | 20 | C1 | 31 | 31 | 43 | C6 |
| 21 | 21 | C2 | 32 | 32 | 44 | C8 |
Table 16. STM32L052x6/8 pin definitions (continued)
Table 16. STM32L052x6/8 pin definitions (continued)
| Pin Number | Pin Number | Pin Number | Pin Number | Pin Number | Pin Number | Pin Number |
|---|---|---|---|---|---|---|
| LQFP32 | UFQFN32 | WLCSP36 (1) | LQFP48 | UFQFPN48 | LQFP64 | TFBGA64 |
| 22 | 22 | B1 | 33 | 33 | 45 | B8 |
| 23 | 23 | A1 | 34 | 34 | 46 | A8 |
| - | - | - | 35 | 35 | 47 | D5 |
| - | - | - | 36 | 36 | 48 | E6 |
| 24 | 24 | B2 | 37 | 37 | 49 | A7 |
| 25 | 25 | A2 | 38 | 38 | 50 | A6 |
| - | - | - | - | - | 51 | B7 |
| - | - | - | - | - | 52 | B6 |
| - | - | - | - | - | 53 | C5 |
| - | - | - | - | - | 54 | B5 |
| 26 | 26 | B3 | 39 | 39 | 55 | A5 |
| 27 | 27 | A3 | 40 | 40 | 56 | A4 |
| 28 | 28 | C4 | 41 | 41 | 57 | C4 |
Table 16. STM32L052x6/8 pin definitions (continued)
52
Table 16. STM32L052x6/8 pin definitions (continued)
| Pin Number | Pin Number | Pin Number | Pin Number | Pin Number | Pin Number | Pin Number | Pin name |
|---|---|---|---|---|---|---|---|
| LQFP32 | UFQFN32 | WLCSP36 (1) | LQFP48 | UFQFPN48 | LQFP64 | TFBGA64 | (function after reset) |
| 29 | 29 | B4 | 42 | 42 | 58 | D3 | PB6 |
| 30 | 30 | A4 | 43 | 43 | 59 | C3 | PB7 |
| 31 | 31 | C5 | 44 | 44 | 60 | B4 | BOOT0 |
| - | 32 | B5 | 45 | 45 | 61 | B3 | PB8 |
| - | - | - | 46 | 46 | 62 | A3 | PB9 |
| 32 | - | D6 | 47 | 47 | 63 | D4 | VSS |
| 1 | 1 | A5 | 48 | 48 | 64 | E4 | VDD |
-
PB9/12/13/14/15, PH0/1 and PC13 GPIOs should be configured as output and driven Low, even if they are not available on this package.
-
PA4 offers a reduced touch sensing sensitivity. It is thus recommended to use it as sampling capacitor I/O.
-
These pins are powered by VDD_USB. For all characteristics that refer to V DD , V DD_USB must be used instead.
Table 17. Alternate function port A
Table 17. Alternate function port A
| AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | |
|---|---|---|---|---|---|---|---|---|
| Port | SPI1/TIM21/SYS_A F/EVENTOUT/ | - | USB/TIM2/ EVENTOUT/ | TSC/ EVENTOUT | USART1/2/3 | TIM2/21/22 | EVENTOUT | COMP1/2 |
| PA0 | - | - | TIM2_CH1 | TSC_G1_IO1 | USART2_CTS | TIM2_ETR | - | COMP1_OUT |
| PA1 | EVENTOUT | - | TIM2_CH2 | TSC_G1_IO2 | USART2_RTS/ USART2_DE | TIM21_ETR | - | - |
| PA2 | TIM21_CH1 | - | TIM2_CH3 | TSC_G1_IO3 | USART2_TX | - | - | COMP2_OUT |
| PA3 | TIM21_CH2 | - | TIM2_CH4 | TSC_G1_IO4 | USART2_RX | - | - | - |
| PA4 | SPI1_NSS | - | - | TSC_G2_IO1 | USART2_CK | TIM22_ETR | - | - |
| PA5 | SPI1_SCK | - | TIM2_ETR | TSC_G2_IO2 | TIM2_CH1 | - | - | |
| PA6 | SPI1_MISO | - | - | TSC_G2_IO3 | LPUART1_CTS | TIM22_CH1 | EVENTOUT | COMP1_OUT |
| PA7 | SPI1_MOSI | - | - | TSC_G2_IO4 | TIM22_CH2 | EVENTOUT | COMP2_OUT | |
| PA8 | MCO | - | USB_CRS_SYNC | EVENTOUT | USART1_CK | - | - | - |
| PA9 | MCO | - | - | TSC_G4_IO1 | USART1_TX | - | - | - |
| PA10 | - | - | - | TSC_G4_IO2 | USART1_RX | - | - | - |
| PA11 | SPI1_MISO | - | EVENTOUT | TSC_G4_IO3 | USART1_CTS | - | - | COMP1_OUT |
| PA12 | SPI1_MOSI | - | EVENTOUT | TSC_G4_IO4 | USART1_RTS/ USART1_DE | - | - | COMP2_OUT |
| PA13 | SWDIO | - | USB_NOE | - | - | - | - | - |
| PA14 | SWCLK | - | - | - | USART2_TX | - | - | - |
| PA15 | SPI1_NSS | - | TIM2_ETR | EVENTOUT | USART2_RX | TIM2_CH1 | - | - |
Table 18. Alternate function port B
| AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | ||
|---|---|---|---|---|---|---|---|---|
| Port | Port | SPI1/SPI2/I2S2/ USART1/ EVENTOUT/ | I2C1 | LPUART1/LPTIM /TIM2/SYS_AF/ EVENTOUT | I2C1/TSC | I2C1/TIM22/ EVENTOUT/ LPUART1 | SPI2/I2S2/I2C2 | I2C2/TIM21/ EVENTOUT |
| PB0 | EVENTOUT | - | - | TSC_G3_IO2 | - | - | - | |
| PB1 | - | - | - | TSC_G3_IO3 | LPUART1_RTS/ LPUART1_DE | - | - | |
| PB2 | - | - | LPTIM1_OUT | TSC_G3_IO4 | - | - | - | |
| PB3 | SPI1_SCK | - | TIM2_CH2 | TSC_G5I_O1 | EVENTOUT | - | - | |
| PB4 | SPI1_MISO | - | EVENTOUT | TSC_G5_IO2 | TIM22_CH1 | - | - | |
| PB5 | SPI1_MOSI | - | LPTIM1_IN1 | I2C1_SMBA | TIM22_CH2 | - | - | |
| PB6 | USART1_TX | I2C1_SCL | LPTIM1_ETR | TSC_G5_IO3 | - | - | - | |
| PB7 | USART1_RX | I2C1_SDA | LPTIM1_IN2 | TSC_G5_IO4 | - | - | - | |
| PB8 | - | - | - | TSC_SYNC | I2C1_SCL | - | - | |
| PB9 | - | - | EVENTOUT | - | I2C1_SDA | SPI2_NSS/I2S2_ WS | - | |
| PB10 | - | - | TIM2_CH3 | TSC_SYNC | LPUART1_TX | SPI2_SCK | I2C2_SCL | |
| PB11 | EVENTOUT | - | TIM2_CH4 | TSC_G6_IO1 | LPUART1_RX | I2C2_SDA | ||
| PB12 | SPI2_NSS/I2S2_WS | - | LPUART1_RTS/ LPUART1_DE | TSC_G6_IO2 | - | I2C2_SMBA | EVENTOUT | |
| PB13 | SPI2_SCK/I2S2_CK | - | - | TSC_G6_IO3 | LPUART1_CTS | I2C2_SCL | TIM21_CH1 | |
| PB14 | SPI2_MISO/I2S2_MCK | - | RTC_OUT | TSC_G6_IO4 | LPUART1_RTS/ LPUART1_DE | I2C2_SDA | TIM21_CH2 | |
| PB15 | SPI2_MOSI/I2S2_SD | - | RTC_REFIN | - | - | - | - |
Table 18. Alternate function port B
Table 19. Alternate function port C
| AF0 | AF1 | AF2 | AF3 | ||
|---|---|---|---|---|---|
| Port | Port | LPUART1/LPTIM/ TIM21/12/ EVENTOUT/ | - | SPI2/I2S2/USB/ LPUART1/ EVENTOUT | TSC |
| Port C | PC0 | LPTIM1_IN1 | - | EVENTOUT | TSC_G7_IO1 |
| Port C | PC1 | LPTIM1_OUT | - | EVENTOUT | TSC_G7_IO2 |
| Port C | PC2 | LPTIM1_IN2 | - | SPI2_MISO/I2S2_MCK | TSC_G7_IO3 |
| Port C | PC3 | LPTIM1_ETR | - | SPI2_MOSI/I2S2_SD | TSC_G7_IO4 |
| Port C | PC4 | EVENTOUT | - | LPUART1_TX | - |
| Port C | PC5 | - | - | LPUART1_RX | TSC_G3_IO1 |
| Port C | PC6 | TIM22_CH1 | - | - | TSC_G8_IO1 |
| Port C | PC7 | TIM22_CH2 | - | - | TSC_G8_IO2 |
| Port C | PC8 | TIM22_ETR | - | - | TSC_G8_IO3 |
| Port C | PC9 | TIM21_ETR | - | USB_NOE | TSC_G8_IO4 |
| Port C | PC10 | LPUART1_TX | - | - | - |
| Port C | PC11 | LPUART1_RX | - | - | - |
| Port C | PC12 | - | - | - | - |
| Port C | PC13 | - | - | - | - |
| Port C | PC14 | - | - | - | - |
| Port C | PC15 | - | - | - | - |
Table 19. Alternate function port C
Electrical Characteristics
The definition and values of input/output AC characteristics are given in Figure 26 and Table 61 , respectively.
Unless otherwise specified, the parameters given in Table 61 are derived from tests performed under ambient temperature and V DD supply voltage conditions summarized in Table 25 .
Table 61. I/O AC characteristics (1)
| OSPEEDRx[1:0] bit value (1) | Symbol | Parameter | Conditions | Min | Max (2) | Unit |
|---|---|---|---|---|---|---|
| 00 | f max(IO)out | Maximum frequency (3) | C L = 50 pF, V DD = 2.7 V to 3.6 V | - | 400 | kHz |
| 00 | f max(IO)out | Maximum frequency (3) | C L = 50 pF, V DD = 1.65 V to 2.7 V | - | 100 | kHz |
| 00 | t f(IO)out t r(IO)out | Output rise and fall time | C L = 50 pF, V DD = 2.7 V to 3.6 V | - | 125 | ns |
| 00 | t f(IO)out t r(IO)out | Output rise and fall time | C L = 50 pF, V DD = 1.65 V to 2.7 V | - | 320 | ns |
| 01 | f max(IO)out | Maximum frequency (3) | C L = 50 pF, V DD = 2.7 V to 3.6 V | - | 2 | MHz |
| 01 | f max(IO)out | Maximum frequency (3) | C L = 50 pF, V DD = 1.65 V to 2.7 V | - | 0.6 | MHz |
| 01 | t f(IO)out t r(IO)out | Output rise and fall time | C L = 50 pF, V DD = 2.7 V to 3.6 V | - | 30 | ns |
| 01 | t f(IO)out t r(IO)out | Output rise and fall time | C L = 50 pF, V DD = 1.65 V to 2.7 V | - | 65 | ns |
| 10 | F max(IO)out | Maximum frequency (3) | C L = 50 pF, V DD = 2.7 V to 3.6 V | - | 10 | MHz |
| 10 | F max(IO)out | Maximum frequency (3) | C L = 50 pF, V DD = 1.65 V to 2.7 V | - | 2 | MHz |
| 10 | t f(IO)out t r(IO)out | Output rise and fall time | C L = 50 pF, V DD = 2.7 V to 3.6 V | - | 13 | ns |
| 10 | t f(IO)out t r(IO)out | Output rise and fall time | C L = 50 pF, V DD = 1.65 V to 2.7 V | - | 28 | ns |
| 11 | F max(IO)out | Maximum frequency (3) | C L = 30 pF, V DD = 2.7 V to 3.6 V | - | 35 | MHz |
| 11 | F max(IO)out | Maximum frequency (3) | C L = 50 pF, V DD = 1.65 V to 2.7 V | - | 10 | MHz |
| 11 | t f(IO)out t r(IO)out | Output rise and fall time | C L = 30 pF, V DD = 2.7 V to 3.6 V | - | 6 | ns |
| 11 | t f(IO)out t r(IO)out | Output rise and fall time | C L = 50 pF, V DD = 1.65 V to 2.7 V | - | 17 | ns |
| Fm+ configuration (4) | f max(IO)out | Maximum frequency (3) | C L = 50 pF, V DD = 2.5 V to 3.6 V | - | 1 | MHz |
| Fm+ configuration (4) | t f(IO)out | Output fall time | C L = 50 pF, V DD = 2.5 V to 3.6 V | - | 10 | ns |
| Fm+ configuration (4) | t r(IO)out | Output rise time | C L = 50 pF, V DD = 2.5 V to 3.6 V | - | 30 | ns |
| Fm+ configuration (4) | f max(IO)out | Maximum frequency (3) | C L = 50 pF, V DD = 2.5 V to 3.6 V | - | 350 | KHz |
| Fm+ configuration (4) | t f(IO)out | Output fall time | C L = 50 pF, V DD = 1.65 V to 3.6 V | - | 15 | ns |
| Fm+ configuration (4) | t r(IO)out | Output rise time | C L = 50 pF, V DD = 2.5 V to 3.6 V | - | 60 | ns |
| - | t EXTIpw | Pulse width of external signals detected by the EXTI controller | - | 8 | - | ns |
- The maximum frequency is defined in Figure 26 .
- When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of Fm+ I/O configuration.
114
Figure 26. I/O AC characteristics definition
Absolute Maximum Ratings
Stresses above the absolute maximum ratings listed in Table 22: Voltage characteristics , Table 23: Current characteristics , and Table 24: Thermal characteristics may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.
Table 22. Voltage characteristics
| Symbol | Definition | Min | Max | Unit |
|---|---|---|---|---|
| V DD -V SS | External main supply voltage (including V DDA , V DD_USB , V DD ) (1) | -0.3 | 4.0 | V |
| V IN (2) | Input voltage on FT and FTf pins | V SS - 0.3 | V DD +4.0 | V |
| V IN (2) | Input voltage on TC pins | V SS - 0.3 | 4.0 | V |
| V IN (2) | Input voltage on BOOT0 | V SS | V DD + 4.0 | V |
| V IN (2) | Input voltage on any other pin | V SS - 0.3 | 4.0 | V |
| \ | ∆ V DD \ | Variations between different V DDx power pins | - | |
| \ | V DDA -V DDx \ | Variations between any V DDx and V DDA power pins (3) | - | |
| \ | ∆ V SS \ | Variations between all different ground pins | - | |
| V REF+ -V DDA | Allowed voltage difference for V REF+ > V DDA | - | 0.4 | V |
| V ESD(HBM) | Electrostatic discharge voltage (human body model) | see Section 6.3.11 | see Section 6.3.11 |
Table 23. Current characteristics
Table 23. Current characteristics
| Symbol | Ratings | Max. | Unit |
|---|---|---|---|
| Σ I VDD (2) | Total current into sum of all V DD power lines (source) (1) | 105 | mA |
| Σ I VSS (2) | Total current out of sum of all V SS ground lines (sink) (1) | 105 | mA |
| Σ I VDD_USB | Total current into V DD_USB power lines (source) | 25 | mA |
| I VDD(PIN) | Maximum current into each V DD power pin (source) (1) | 100 | mA |
| I VSS(PIN) | Maximum current out of each V SS ground pin (sink) (1) | 100 | mA |
| I IO | Output current sunk by any I/O and control pin except FTf pins | 16 | mA |
| I IO | Output current sunk by FTf pins | 22 | mA |
| I IO | Output current sourced by any I/O and control pin | -16 | mA |
| Σ I IO(PIN) | Total output current sunk by sum of all IOs and control pins except PA11 and PA12 (2) | 90 | mA |
| Σ I IO(PIN) | Total output current sunk by PA11 and PA12 | 25 | mA |
| Σ I IO(PIN) | Total output current sourced by sum of all IOs and control pins (2) | -90 | mA |
| I INJ(PIN) | Injected current on FT, FTf, RST and B pins | -5/+0 (3) | mA |
| I INJ(PIN) | Injected current on TC pin | ± 5 (4) | mA |
| Σ I INJ(PIN) | Total injected current (sum of all I/O and control pins) (5) | ± 25 | mA |
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- Positive current injection is not possible on these I/Os. A negative injection is induced by V IN <V SS . I INJ(PIN) must never be exceeded. Refer to Table 22 for maximum allowed input voltage values.
- A positive injection is induced by V IN > V DD while a negative injection is induced by V IN < V SS . I INJ(PIN) must never be exceeded. Refer to Table 22: Voltage characteristics for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum Σ I INJ(PIN) is the absolute sum of the positive and negative injected currents (instantaneous values).
Table 24. Thermal characteristics
| Symbol | Ratings | Value | Unit |
|---|---|---|---|
| T STG | Storage temperature range | -65 to +150 | °C |
| T J | Maximum junction temperature | 150 | °C |
114
Thermal Information
The maximum chip-junction temperature, T J max, in degrees Celsius, may be calculated using the following equation:
T J max = T A max + (P D max × Θ JA )
Package Information
In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at www.st.com. ECOPACK is an ST trademark.
Related Variants
The following components are covered by the same datasheet.
| Part Number | Manufacturer | Package |
|---|---|---|
| STM32L052K8T7 | STMicroelectronics | 32-LQFP |
Get structured datasheet data via API
Get started free