Skip to main content

STM32L052K8

The STM32L052K8 is an electronic component from STMicroelectronics. View the full STM32L052K8 datasheet below including electrical characteristics, absolute maximum ratings.

Manufacturer

STMicroelectronics

Category

Microcontrollers

Overview

The ultra-low-power STM32L052x6/8 microcontrollers incorporate the connectivity power of the universal serial bus (USB 2.0 crystal-less) with the high-performance Arm Cortex-M0+ 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), highspeed embedded memories (64 Kbytes of Flash program memory, 2 Kbytes of data EEPROM and 8 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L052x6/8 devices provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.

The STM32L052x6/8 devices offer several analog features, one 12-bit ADC with hardware oversampling, one DAC, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), three general-purpose 16-bit timers and one basic timer, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.

Moreover, the STM32L052x6/8 devices embed standard and advanced communication interfaces: up to two I2C, two SPIs, one I2S, two USARTs, a low-power UART (LPUART), and a crystal-less USB. The devices offer up to 24 capacitive sensing channels to simply add touch sensing functionality to any application.

The STM32L052x6/8 also include a real-time clock and a set of backup registers that remain powered in Standby mode.

The ultra-low-power STM32L052x6/8 devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +125 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.

37

Pin Configuration

Figure 3. STM32L052x6/8 LQFP64 pinout

  1. The above figure shows the package top view.
  2. The I/O pins supplied by VDD_USB are shown in grey.

Figure 4. STM32L052x6/8 TFBGA64 ballout

Figure 4. STM32L052x6/8 TFBGA64 ballout

  1. The above figure shows the package top view.
  2. the I/O pins supplied by VDD_USB are shown in grey.

52

Figure 5. STM32L052x6/8 LQFP48 pinout

  1. The above figure shows the package top view.
  2. The I/O pins supplied by VDD_USB are shown in grey.
  3. The above figure shows the package top view.
  4. The I/O pins supplied by VDD_USB are shown in grey.

Figure 6. STM32L052x6/8 UFQFPN48

Figure 7. STM32L052x6/8 WLCSP36 ballout

  1. The above figure shows the package top view.
  2. The above figure shows the package top view.

Figure 8. STM32L052x6/8 LQFP32 pinout

52

Figure 9. STM32L052x6/8 UFQFPN32 pinout

  1. The above figure shows the package top view.

Table 15. Legend/abbreviations used in the pinout table

NameDefinition the pin name, the pin the actual pin nameAbbreviation Pin name Unless otherwise specified in brackets below function during and after reset is the same as
Supply pinSupply pinPin type
IInput only pinI/O
Input / output pinFT
5 V tolerant I/O5 V tolerant I/OFTf 5 V tolerant I/O, FM+ capable
TCStandard 3.3V I/OI/O structure B
Dedicated BOOT0 pinDedicated BOOT0 pinRST Bidirectional reset pin with embedded weak pull-up resistor
Pin functionsGPIOx_AFR registers
Additional functionsAdditional functions

Table 16. STM32L052x6/8 pin definitions

Pin NumberPin NumberPin NumberPin NumberPin NumberPin NumberPin Number
LQFP32UFQFN32WLCSP36 (1)LQFP48UFQFPN48LQFP64TFBGA64
---111B2
---222A2
22A6333A1
33B6444B1
---555C1
---666D1
44C6777E1
-----8E3
-----9E2
-----10F2
-----11-
---8812F1
--E6---G1
55D59913H1

Table 16. STM32L052x6/8 pin definitions

52

Table 16. STM32L052x6/8 pin definitions (continued)

Pin NumberPin NumberPin NumberPin NumberPin NumberPin NumberPin Number
LQFP32UFQFN32WLCSP36 (1)LQFP48UFQFPN48LQFP64TFBGA64
66D4101014G2
77F6111115H2
88E5121216F3
99F5131317G3
-----18C2
-----19D2
1010E4141420H3
1111F4151521F4
1212E3161622G4

Table 16. STM32L052x6/8 pin definitions (continued)

Table 16. STM32L052x6/8 pin definitions (continued)

Pin NumberPin NumberPin NumberPin NumberPin NumberPin NumberPin Number
LQFP32UFQFN32WLCSP36 (1)LQFP48UFQFPN48LQFP64TFBGA64
1313F3171723H4
-----24H5
-----25H6
1414D3181826F5
1515C3191927G5
-16F2202028G6
--E2212129G7
--D2222230H7
16--232331D6
1717F1242432E5
---252533H8

Table 16. STM32L052x6/8 pin definitions (continued)

52

Table 16. STM32L052x6/8 pin definitions (continued)

Pin NumberPin NumberPin NumberPin NumberPin NumberPin NumberPin Number
LQFP32UFQFN32WLCSP36 (1)LQFP48UFQFPN48LQFP64TFBGA64
---262634G8
---272735F8
---282836F7
-----37F6
-----38E7
-----39E8
-----40D8
1818E1292941D7
1919D1303042C7
2020C1313143C6
2121C2323244C8

Table 16. STM32L052x6/8 pin definitions (continued)

Table 16. STM32L052x6/8 pin definitions (continued)

Pin NumberPin NumberPin NumberPin NumberPin NumberPin NumberPin Number
LQFP32UFQFN32WLCSP36 (1)LQFP48UFQFPN48LQFP64TFBGA64
2222B1333345B8
2323A1343446A8
---353547D5
---363648E6
2424B2373749A7
2525A2383850A6
-----51B7
-----52B6
-----53C5
-----54B5
2626B3393955A5
2727A3404056A4
2828C4414157C4

Table 16. STM32L052x6/8 pin definitions (continued)

52

Table 16. STM32L052x6/8 pin definitions (continued)

Pin NumberPin NumberPin NumberPin NumberPin NumberPin NumberPin NumberPin name
LQFP32UFQFN32WLCSP36 (1)LQFP48UFQFPN48LQFP64TFBGA64(function after reset)
2929B4424258D3PB6
3030A4434359C3PB7
3131C5444460B4BOOT0
-32B5454561B3PB8
---464662A3PB9
32-D6474763D4VSS
11A5484864E4VDD
  1. PB9/12/13/14/15, PH0/1 and PC13 GPIOs should be configured as output and driven Low, even if they are not available on this package.

  2. PA4 offers a reduced touch sensing sensitivity. It is thus recommended to use it as sampling capacitor I/O.

  3. These pins are powered by VDD_USB. For all characteristics that refer to V DD , V DD_USB must be used instead.

Table 17. Alternate function port A

Table 17. Alternate function port A

AF0AF1AF2AF3AF4AF5AF6AF7
PortSPI1/TIM21/SYS_A F/EVENTOUT/-USB/TIM2/ EVENTOUT/TSC/ EVENTOUTUSART1/2/3TIM2/21/22EVENTOUTCOMP1/2
PA0--TIM2_CH1TSC_G1_IO1USART2_CTSTIM2_ETR-COMP1_OUT
PA1EVENTOUT-TIM2_CH2TSC_G1_IO2USART2_RTS/ USART2_DETIM21_ETR--
PA2TIM21_CH1-TIM2_CH3TSC_G1_IO3USART2_TX--COMP2_OUT
PA3TIM21_CH2-TIM2_CH4TSC_G1_IO4USART2_RX---
PA4SPI1_NSS--TSC_G2_IO1USART2_CKTIM22_ETR--
PA5SPI1_SCK-TIM2_ETRTSC_G2_IO2TIM2_CH1--
PA6SPI1_MISO--TSC_G2_IO3LPUART1_CTSTIM22_CH1EVENTOUTCOMP1_OUT
PA7SPI1_MOSI--TSC_G2_IO4TIM22_CH2EVENTOUTCOMP2_OUT
PA8MCO-USB_CRS_SYNCEVENTOUTUSART1_CK---
PA9MCO--TSC_G4_IO1USART1_TX---
PA10---TSC_G4_IO2USART1_RX---
PA11SPI1_MISO-EVENTOUTTSC_G4_IO3USART1_CTS--COMP1_OUT
PA12SPI1_MOSI-EVENTOUTTSC_G4_IO4USART1_RTS/ USART1_DE--COMP2_OUT
PA13SWDIO-USB_NOE-----
PA14SWCLK---USART2_TX---
PA15SPI1_NSS-TIM2_ETREVENTOUTUSART2_RXTIM2_CH1--

Table 18. Alternate function port B

AF0AF1AF2AF3AF4AF5AF6
PortPortSPI1/SPI2/I2S2/ USART1/ EVENTOUT/I2C1LPUART1/LPTIM /TIM2/SYS_AF/ EVENTOUTI2C1/TSCI2C1/TIM22/ EVENTOUT/ LPUART1SPI2/I2S2/I2C2I2C2/TIM21/ EVENTOUT
PB0EVENTOUT--TSC_G3_IO2---
PB1---TSC_G3_IO3LPUART1_RTS/ LPUART1_DE--
PB2--LPTIM1_OUTTSC_G3_IO4---
PB3SPI1_SCK-TIM2_CH2TSC_G5I_O1EVENTOUT--
PB4SPI1_MISO-EVENTOUTTSC_G5_IO2TIM22_CH1--
PB5SPI1_MOSI-LPTIM1_IN1I2C1_SMBATIM22_CH2--
PB6USART1_TXI2C1_SCLLPTIM1_ETRTSC_G5_IO3---
PB7USART1_RXI2C1_SDALPTIM1_IN2TSC_G5_IO4---
PB8---TSC_SYNCI2C1_SCL--
PB9--EVENTOUT-I2C1_SDASPI2_NSS/I2S2_ WS-
PB10--TIM2_CH3TSC_SYNCLPUART1_TXSPI2_SCKI2C2_SCL
PB11EVENTOUT-TIM2_CH4TSC_G6_IO1LPUART1_RXI2C2_SDA
PB12SPI2_NSS/I2S2_WS-LPUART1_RTS/ LPUART1_DETSC_G6_IO2-I2C2_SMBAEVENTOUT
PB13SPI2_SCK/I2S2_CK--TSC_G6_IO3LPUART1_CTSI2C2_SCLTIM21_CH1
PB14SPI2_MISO/I2S2_MCK-RTC_OUTTSC_G6_IO4LPUART1_RTS/ LPUART1_DEI2C2_SDATIM21_CH2
PB15SPI2_MOSI/I2S2_SD-RTC_REFIN----

Table 18. Alternate function port B

Table 19. Alternate function port C

AF0AF1AF2AF3
PortPortLPUART1/LPTIM/ TIM21/12/ EVENTOUT/-SPI2/I2S2/USB/ LPUART1/ EVENTOUTTSC
Port CPC0LPTIM1_IN1-EVENTOUTTSC_G7_IO1
Port CPC1LPTIM1_OUT-EVENTOUTTSC_G7_IO2
Port CPC2LPTIM1_IN2-SPI2_MISO/I2S2_MCKTSC_G7_IO3
Port CPC3LPTIM1_ETR-SPI2_MOSI/I2S2_SDTSC_G7_IO4
Port CPC4EVENTOUT-LPUART1_TX-
Port CPC5--LPUART1_RXTSC_G3_IO1
Port CPC6TIM22_CH1--TSC_G8_IO1
Port CPC7TIM22_CH2--TSC_G8_IO2
Port CPC8TIM22_ETR--TSC_G8_IO3
Port CPC9TIM21_ETR-USB_NOETSC_G8_IO4
Port CPC10LPUART1_TX---
Port CPC11LPUART1_RX---
Port CPC12----
Port CPC13----
Port CPC14----
Port CPC15----

Table 19. Alternate function port C

Electrical Characteristics

The definition and values of input/output AC characteristics are given in Figure 26 and Table 61 , respectively.

Unless otherwise specified, the parameters given in Table 61 are derived from tests performed under ambient temperature and V DD supply voltage conditions summarized in Table 25 .

Table 61. I/O AC characteristics (1)

OSPEEDRx[1:0] bit value (1)SymbolParameterConditionsMinMax (2)Unit
00f max(IO)outMaximum frequency (3)C L = 50 pF, V DD = 2.7 V to 3.6 V-400kHz
00f max(IO)outMaximum frequency (3)C L = 50 pF, V DD = 1.65 V to 2.7 V-100kHz
00t f(IO)out t r(IO)outOutput rise and fall timeC L = 50 pF, V DD = 2.7 V to 3.6 V-125ns
00t f(IO)out t r(IO)outOutput rise and fall timeC L = 50 pF, V DD = 1.65 V to 2.7 V-320ns
01f max(IO)outMaximum frequency (3)C L = 50 pF, V DD = 2.7 V to 3.6 V-2MHz
01f max(IO)outMaximum frequency (3)C L = 50 pF, V DD = 1.65 V to 2.7 V-0.6MHz
01t f(IO)out t r(IO)outOutput rise and fall timeC L = 50 pF, V DD = 2.7 V to 3.6 V-30ns
01t f(IO)out t r(IO)outOutput rise and fall timeC L = 50 pF, V DD = 1.65 V to 2.7 V-65ns
10F max(IO)outMaximum frequency (3)C L = 50 pF, V DD = 2.7 V to 3.6 V-10MHz
10F max(IO)outMaximum frequency (3)C L = 50 pF, V DD = 1.65 V to 2.7 V-2MHz
10t f(IO)out t r(IO)outOutput rise and fall timeC L = 50 pF, V DD = 2.7 V to 3.6 V-13ns
10t f(IO)out t r(IO)outOutput rise and fall timeC L = 50 pF, V DD = 1.65 V to 2.7 V-28ns
11F max(IO)outMaximum frequency (3)C L = 30 pF, V DD = 2.7 V to 3.6 V-35MHz
11F max(IO)outMaximum frequency (3)C L = 50 pF, V DD = 1.65 V to 2.7 V-10MHz
11t f(IO)out t r(IO)outOutput rise and fall timeC L = 30 pF, V DD = 2.7 V to 3.6 V-6ns
11t f(IO)out t r(IO)outOutput rise and fall timeC L = 50 pF, V DD = 1.65 V to 2.7 V-17ns
Fm+ configuration (4)f max(IO)outMaximum frequency (3)C L = 50 pF, V DD = 2.5 V to 3.6 V-1MHz
Fm+ configuration (4)t f(IO)outOutput fall timeC L = 50 pF, V DD = 2.5 V to 3.6 V-10ns
Fm+ configuration (4)t r(IO)outOutput rise timeC L = 50 pF, V DD = 2.5 V to 3.6 V-30ns
Fm+ configuration (4)f max(IO)outMaximum frequency (3)C L = 50 pF, V DD = 2.5 V to 3.6 V-350KHz
Fm+ configuration (4)t f(IO)outOutput fall timeC L = 50 pF, V DD = 1.65 V to 3.6 V-15ns
Fm+ configuration (4)t r(IO)outOutput rise timeC L = 50 pF, V DD = 2.5 V to 3.6 V-60ns
-t EXTIpwPulse width of external signals detected by the EXTI controller-8-ns
  1. The maximum frequency is defined in Figure 26 .
  2. When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of Fm+ I/O configuration.

114

Figure 26. I/O AC characteristics definition

Absolute Maximum Ratings

Stresses above the absolute maximum ratings listed in Table 22: Voltage characteristics , Table 23: Current characteristics , and Table 24: Thermal characteristics may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Table 22. Voltage characteristics

SymbolDefinitionMinMaxUnit
V DD -V SSExternal main supply voltage (including V DDA , V DD_USB , V DD ) (1)-0.34.0V
V IN (2)Input voltage on FT and FTf pinsV SS - 0.3V DD +4.0V
V IN (2)Input voltage on TC pinsV SS - 0.34.0V
V IN (2)Input voltage on BOOT0V SSV DD + 4.0V
V IN (2)Input voltage on any other pinV SS - 0.34.0V
\∆ V DD \Variations between different V DDx power pins-
\V DDA -V DDx \Variations between any V DDx and V DDA power pins (3)-
\∆ V SS \Variations between all different ground pins-
V REF+ -V DDAAllowed voltage difference for V REF+ > V DDA-0.4V
V ESD(HBM)Electrostatic discharge voltage (human body model)see Section 6.3.11see Section 6.3.11

Table 23. Current characteristics

Table 23. Current characteristics

SymbolRatingsMax.Unit
Σ I VDD (2)Total current into sum of all V DD power lines (source) (1)105mA
Σ I VSS (2)Total current out of sum of all V SS ground lines (sink) (1)105mA
Σ I VDD_USBTotal current into V DD_USB power lines (source)25mA
I VDD(PIN)Maximum current into each V DD power pin (source) (1)100mA
I VSS(PIN)Maximum current out of each V SS ground pin (sink) (1)100mA
I IOOutput current sunk by any I/O and control pin except FTf pins16mA
I IOOutput current sunk by FTf pins22mA
I IOOutput current sourced by any I/O and control pin-16mA
Σ I IO(PIN)Total output current sunk by sum of all IOs and control pins except PA11 and PA12 (2)90mA
Σ I IO(PIN)Total output current sunk by PA11 and PA1225mA
Σ I IO(PIN)Total output current sourced by sum of all IOs and control pins (2)-90mA
I INJ(PIN)Injected current on FT, FTf, RST and B pins-5/+0 (3)mA
I INJ(PIN)Injected current on TC pin± 5 (4)mA
Σ I INJ(PIN)Total injected current (sum of all I/O and control pins) (5)± 25mA
  1. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
  2. Positive current injection is not possible on these I/Os. A negative injection is induced by V IN <V SS . I INJ(PIN) must never be exceeded. Refer to Table 22 for maximum allowed input voltage values.
  3. A positive injection is induced by V IN > V DD while a negative injection is induced by V IN < V SS . I INJ(PIN) must never be exceeded. Refer to Table 22: Voltage characteristics for the maximum allowed input voltage values.
  4. When several inputs are submitted to a current injection, the maximum Σ I INJ(PIN) is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 24. Thermal characteristics

SymbolRatingsValueUnit
T STGStorage temperature range-65 to +150°C
T JMaximum junction temperature150°C

114

Thermal Information

The maximum chip-junction temperature, T J max, in degrees Celsius, may be calculated using the following equation:

T J max = T A max + (P D max × Θ JA )

Package Information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at www.st.com. ECOPACK is an ST trademark.

Related Variants

The following components are covered by the same datasheet.

Part NumberManufacturerPackage
STM32L052K8T7STMicroelectronics32-LQFP
Data on this page is extracted from publicly available manufacturer datasheets using automated tools including AI. It may contain errors or omissions. Always verify specifications against the official manufacturer datasheet before making design or purchasing decisions. See our Terms of Service. Rights holders can submit a takedown request.

Get structured datasheet data via API

Get started free