Skip to main content

STM32H753VI

32-bit ARM Cortex-M7 Microcontroller

The STM32H753VI is a 32-bit arm cortex-m7 microcontroller from STMicroelectronics. View the full STM32H753VI datasheet below including key specifications, electrical characteristics, absolute maximum ratings.

Manufacturer

STMicroelectronics

Category

32-bit ARM Cortex-M7 Microcontroller

Key Specifications

ParameterValue
ConnectivityCANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG
Core ProcessorARM® Cortex®-M7
Core Size32-Bit
Data ConvertersA/D 28x16b; D/A 2x12b
DigiKey ProgrammableNot Verified
DigiKey ProgrammableNot Verified
Mounting TypeSurface Mount
Number of I/O114
Operating Temperature-40°C ~ 85°C (TA)
Oscillator TypeInternal
Oscillator TypeInternal
Package / Case144-LQFP
PeripheralsBrown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
Flash Memory Size2MB (2M x 8)
Program Memory TypeFLASH
RAM Size1M x 8 B
Clock Speed480MHz
Supplier Device Package144-LQFP (20x20)
Supplier Device Package144-LQFP (20x20)
Supply Voltage1.62V ~ 3.6V

Overview

Part: STM32H753xI — STMicroelectronics

Type: 32-bit ARM Cortex-M7 Microcontroller

Description: 32-bit ARM Cortex-M7 microcontroller operating at up to 480 MHz, featuring 2 MB of Flash memory, 1 MB of RAM, extensive communication and analog interfaces, and cryptographic acceleration.

Operating Conditions:

  • Supply voltage: 1.62 to 3.6 V
  • Operating temperature: -40 to +125 °C (suffix-dependent — see Table 23 for grade-specific ranges)
  • CPU frequency: up to 480 MHz

Absolute Maximum Ratings:

  • Max supply voltage: 4.0 V
  • Max junction/storage temperature: 150 °C

Key Specs:

  • CPU: 32-bit Arm Cortex-M7 with double-precision FPU, MPU, L1 cache
  • CPU frequency: up to 480 MHz
  • Flash memory: 2 Mbytes
  • RAM: 1 Mbyte (192 Kbytes TCM, 864 Kbytes user SRAM, 4 Kbytes Backup SRAM)
  • ADC resolution: 16-bit max.
  • DAC resolution: 12-bit
  • Standby mode current: 2.95 μA (Backup SRAM OFF, RTC/LSE ON)
  • I/O ports: Up to 168

Features:

  • Low-power modes: Sleep, Stop, Standby, VBAT
  • Internal oscillators: 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI, 32 kHz LSI
  • External oscillators: 4-48 MHz HSE, 32.768 kHz LSE
  • Dual mode Quad-SPI memory interface (up to 133 MHz)
  • Flexible external memory controller (SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND flash)
  • Up to 35 communication peripherals (I2C, USART/UART, SPI/I2S, SAI, SD/SDIO/MMC, CAN FD, USB OTG, Ethernet MAC, HDMI-CEC, Camera interface)
  • 11 analog peripherals (ADCs, DACs, Comparators, Operational Amplifiers, DFSDM)
  • Graphics: LCD-TFT controller, Chrom-ART Accelerator (DMA2D), Hardware JPEG Codec
  • Up to 22 timers and watchdogs (high-resolution, advanced motor control, general-purpose, low-power, watchdogs, SysTick, RTC)
  • Cryptographic acceleration: AES, TDES, HASH (MD5, SHA-1, SHA-2), HMAC, True random number generators
  • Debug mode: SWD & JTAG interfaces, 4-Kbyte embedded trace buffer
  • 96-bit unique ID

Applications:

Package:

  • TFBGA100 (8 x 8 mm)
  • TFBGA240+25 (14 x 14 mm)
  • LQFP100 (14 x 14 mm)
  • LQFP144 (20 x 20 mm)
  • LQFP176 (24 x 24 mm)
  • LQFP208 (28 x 28 mm)
  • UFBGA169 (7 x 7 mm)
  • UFBGA176+25 (10 x 10 mm)

Pin Configuration

Figure 4. LQFP100 pinout

  1. The above figure shows the package top view.

101

Figure 5. TFBGA100 pinout

  1. The above figure shows the package top view.

Figure 6. LQFP144 pinout

  1. The above figure shows the package top view.

101

Figure 7. UFBGA169 ballout

12345678910111213
APE4PE2VDDPI6PB6PI2VDDPG10PD5VDDPC12PC10PI0
BPC15- OSC32_ OUTPE3VSSVDDLDOPB8PB4PI3PG11PD6VSSPC11PA14PI1
CPC14- OSC32_ INPE6PE5PDR_ONPB9PB5PG14PG9PD4PD1PA15VSSVDD
DVDDVSSPC13PE1PE0PB7PG13PD7PD3PD0PA13VDDLDOVCAP
EPI11PI7VBATPF1PF3BOOT0PG15PG12PD2PA10PA9PA8PA12
FPI13PI12PF0PF2PF5PF7PB3PG4PC6PC7PC9PC8PA11
GVDDVSSPF4PF6PF9NRSTPF13PE7PG6PG7PG8VDD50_ USBVDD33_ USB
HPH0- OSC_ INPH1- OSC_ OUTPF10PF8PJ1PA4PF14PE8PG2PG3PG5VSSVDD
JPC0PC1VSSAPJ0PA0PA7PF15PE9PE14PD11PD13PD15PD14
KPC3_CPC2_CPH4PA1PA6PC4PG0PE13PH10PH12PD9PD10PD12
LVDDAVREF+PH5PA5PB1PB2PG1PE12PB10PH11PB13VSSVDD
MVDDVSSPH3VSSPB0PF11VSSPE10PB11VDDLDOVSSPD8PB15
NPA2PH2PA3VDDPC5PF12VDDPE11PE15VCAPVDDPB12PB14
MSv45339V4MSv45339V4MSv45339V4MSv45339V4MSv45339V4MSv45339V4MSv45339V4MSv45339V4MSv45339V4MSv45339V4MSv45339V4MSv45339V4MSv45339V4MSv45339V4

Figure 8. LQFP176 pinout

  1. The above figure shows the package top view.

101

Figure 9. UFBGA176+25 ballout

A1 PE32 PE23 PE14 PE05 PB86 PB57 PG148 PG139 PB410 PB311 PD712 PC1213 PA1514 PA1415 PA13
BPE4PE5PE6PB9PB7PB6PG15PG12PG11PG10PD6PD0PC11PC10PA12
CVBATPI7PI6PI5VDDPDR_ONVDDVDDVDDPG9PD5PD1PI3PI2PA11
DPC13PI8PI9PI4VSSBOOT0VSSVSSVSSPD4PD3PD2PH15PI1PA10
EPC14- OSC32_ INPF0PI10PI11PH13PH14PI0PA9
FPC15- OSC32_ OUTVSSVDDPH2VSSVSSVSSVSSVSSVSSVCAPPC9PA8
GPH0- OSC_INVSSVDDPH3VSSVSSVSSVSSVSSVSSVDDPC8PC7
HPH1- OSC_ OUTPF2PF1PH4VSSVSSVSSVSSVSSVSSVDD 33USBPG8PC6
JNRSTPF3PF4PH5VSSVSSVSSVSSVSSVDDVDDPG7PG6
KPF7PF6PF5VDDVSSVSSVSSVSSVSSPH12PG5PG4PG3
LPF10PF9PF8VSSPH11PH10PD15PG2
MVSSAPC0PC1PC2_CPC3_CPB2PG1VSSVSSVCAPPH6PH8PH9PD14PD13
NVREF-PA1PA0PA4PC4PF13PG0VDDVDDVDDPE13PH7PD12PD11PD10
PVREF+PA2PA6PA5PC5PF12PF15PE8PE9PE11PE14PB12PB13PD9PD8
RVDDAPA3PA7PB1PB0PF11PF14PE7PE10PE12PE15PB10PB11PB14PB15
MSv41912V3MSv41912V3MSv41912V3MSv41912V3MSv41912V3MSv41912V3MSv41912V3MSv41912V3MSv41912V3MSv41912V3MSv41912V3MSv41912V3MSv41912V3MSv41912V3MSv41912V3MSv41912V3
  1. The above figure shows the package top view.

Figure 10. LQFP208 pinout

  1. The above figure shows the package top view.

101

Electrical Characteristics

Unless otherwise specified, the parameters given in Table 86 are derived from tests performed under the ambient temperature, f PCLK2 frequency and V DDA supply voltage conditions summarized in Table 23: General operating conditions .

Table 86. ADC characteristics (1)

SymbolParameterConditionsMinTypMaxUnit
V DDAAnalog power supply--1.62-3.6 DDAV
V REF+Positive reference voltageV DDA ≥ 2 VV DDA ≥ 2 V2-VV
V REF+Positive reference voltageV DDA < 2 VV DDA < 2 VV DDAV DDAV DDAV
V REF-Negative reference voltage--V SSAV SSAV SSAV
f ADCADC clock frequency2 V ≤ V DDA ≤ 3.3 VBOOST=1--36MHz
f ADCADC clock frequency2 V ≤ V DDA ≤ 3.3 VBOOST = 0--20MHz
f SSampling rate for Fast channels, BOOST = 1, f ADC = 36 MHz (2)16-bit resolution16-bit resolution--3.60 (2)MSPS
f SSampling rate for Fast channels, BOOST = 1, f ADC = 36 MHz (2)14-bit resolution14-bit resolution--4.00 (2)MSPS
f SSampling rate for Fast channels, BOOST = 1, f ADC = 36 MHz (2)12-bit resolution12-bit resolution--4.50 (2)MSPS
f SSampling rate for Fast channels, BOOST = 1, f ADC = 36 MHz (2)10-bit resolution10-bit resolution--5.00 (2)MSPS
f SSampling rate for Fast channels, BOOST = 1, f ADC = 36 MHz (2)8-bit resolution8-bit resolution--6.00 (2)MSPS
f SSampling rate for Fast channels, BOOST = 0, f ADC = 20 MHz16-bit resolution16-bit resolution--2.00 (2)MSPS
f SSampling rate for Fast channels, BOOST = 0, f ADC = 20 MHz14-bit resolution14-bit resolution--2.20 (2)MSPS
f SSampling rate for Fast channels, BOOST = 0, f ADC = 20 MHz12-bit resolution12-bit resolution--2.50 (2)MSPS
f SSampling rate for Fast channels, BOOST = 0, f ADC = 20 MHz10-bit resolution10-bit resolution--2.80 (2)MSPS
f SSampling rate for Fast channels, BOOST = 0, f ADC = 20 MHz8-bit resolution8-bit resolution--3.30 (2)MSPS
f SSampling rate for Slow channels, BOOST = 0, f ADC = 10 MHz16-bit resolution16-bit resolution--1.00MSPS
f SSampling rate for Slow channels, BOOST = 0, f ADC = 10 MHz14-bit resolution14-bit resolution--1.00MSPS
f SSampling rate for Slow channels, BOOST = 0, f ADC = 10 MHz12-bit resolution12-bit resolution--1.00MSPS
f SSampling rate for Slow channels, BOOST = 0, f ADC = 10 MHz10-bit resolution10-bit resolution--1.00MSPS
f SSampling rate for Slow channels, BOOST = 0, f ADC = 10 MHz8-bit resolution8-bit resolution--1.00MSPS

Table 86. ADC characteristics (1)

Table 86. ADC characteristics (1) (continued)

SymbolParameterConditionsMinTypMaxUnit
f TRIGExternal trigger frequencyf ADC = 36 MHz--3.6MHz
f TRIGExternal trigger frequency16-bit resolution--101/f ADC
V AIN (3)Conversion voltage range-0-V REF+V
V CMIVCommon mode input voltage-V REF /2 - 10%V REF /2V REF /2+ 10%
R AINExternal input impedance---50
C ADCInternal sample and hold capacitor--4-pF
t ADCREG_ STUPADC LDO startup time--510μs
t STABADC power-up timeLDO already started111conversion cycle
t CALOffset and linearity calibration time-165,010165,010165,0101/f ADC
t OFF_CALOffset calibration time-1,2801,2801,2801/f ADC
t LATRTrigger conversion latency for regular and injected channels without aborting the conversionCKMODE = 001.522.51/f ADC
t LATRTrigger conversion latency for regular and injected channels without aborting the conversionCKMODE = 01--21/f ADC
t LATRTrigger conversion latency for regular and injected channels without aborting the conversionCKMODE = 102.251/f ADC
t LATRTrigger conversion latency for regular and injected channels without aborting the conversionCKMODE = 112.1251/f ADC
t LATRINJTrigger conversion latency for regular and injected channels when a regular conversion is abortedCKMODE = 002.533.51/f ADC
t LATRINJTrigger conversion latency for regular and injected channels when a regular conversion is abortedCKMODE = 01--31/f ADC
t LATRINJTrigger conversion latency for regular and injected channels when a regular conversion is abortedCKMODE = 10--3.251/f ADC
t LATRINJTrigger conversion latency for regular and injected channels when a regular conversion is abortedCKMODE = 11--3.1251/f ADC
t SSampling time-1.5-810.51/f ADC
t CONVTotal conversion time (including sampling time)N-bit resolutiont S + 0.5 + N/2 (9 to 648 cycles in 14-bit mode)t S + 0.5 + N/2 (9 to 648 cycles in 14-bit mode)t S + 0.5 + N/2 (9 to 648 cycles in 14-bit mode)

320

Table 87. ADC accuracy (1)(2)(3)

SymbolParameterConditions (4)Conditions (4)MinTypMaxUnit
ETTotal unadjusted errorSingle endedBOOST = 1-±6-±LSB
ETTotal unadjusted errorSingle endedBOOST = 0-±8-±LSB
ETTotal unadjusted errorDifferentialBOOST = 1-±10-±LSB
ETTotal unadjusted errorDifferentialBOOST = 0-±16-±LSB
EDDifferential linearity errorSingle endedBOOST = 1-2-±LSB
EDDifferential linearity errorSingle endedBOOST = 0-1-±LSB
EDDifferential linearity errorDifferentialBOOST = 1-8-±LSB
EDDifferential linearity errorDifferentialBOOST = 0-2-±LSB
ELIntegral linearity errorSingle endedBOOST = 1-±6-±LSB
ELIntegral linearity errorSingle endedBOOST = 0-±4-±LSB
ELIntegral linearity errorDifferentialBOOST = 1-±6-±LSB
ELIntegral linearity errorDifferentialBOOST = 0-±4-±LSB
ENOB (5)Effective number of bits (2 MSPS)Single endedBOOST = 1-11.6-bits
ENOB (5)Effective number of bits (2 MSPS)Single endedBOOST = 0-12-bits
ENOB (5)Effective number of bits (2 MSPS)DifferentialBOOST = 1-13.3-bits
ENOB (5)Effective number of bits (2 MSPS)DifferentialBOOST = 0-13.5-bits
SINAD (5)Signal-to- noise and distortion ratio (2 MSPS)Single endedBOOST = 1-71.6-
SINAD (5)Signal-to- noise and distortion ratio (2 MSPS)Single endedBOOST = 0-74-
SINAD (5)Signal-to- noise and distortion ratio (2 MSPS)DifferentialBOOST = 1-81.83-
SINAD (5)Signal-to- noise and distortion ratio (2 MSPS)DifferentialBOOST = 0-83-
SNR (5)Signal-to- noise ratio (2 MSPS)Single endedBOOST = 1-72-
SNR (5)Signal-to- noise ratio (2 MSPS)Single endedBOOST = 0-74-dB
SNR (5)Signal-to- noise ratio (2 MSPS)DifferentialBOOST = 1-82-
SNR (5)Signal-to- noise ratio (2 MSPS)DifferentialBOOST = 0-83-
THD (5)Total harmonic distortionSingle endedBOOST = 1-- 78-
THD (5)Total harmonic distortionSingle endedBOOST = 0-- 80-
THD (5)Total harmonic distortionDifferentialBOOST = 1-- 90-
THD (5)Total harmonic distortionDifferentialBOOST = 0-- 95-

Note: ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion

being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for I INJ(PIN) and Σ I INJ(PIN) in Section 6.3.14 does not affect the ADC accuracy.

Figure 39. ADC accuracy characteristics

Figure 40. Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function

  1. Refer to Section 6.3.20: 16-bit ADC characteristics for the values of R AIN and C ADC .
  2. Cparasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to Table 59: I/O static characteristics for the value of the pad capacitance). A high Cparasitic value downgrades conversion accuracy. To remedy this, f ADC should be reduced.
  3. Refer to Table 59: I/O static characteristics for the value of I lkg .
  4. Refer to Figure 14: Power supply scheme .

320

Absolute Maximum Ratings

Stresses above the absolute maximum ratings listed in Table 20: Voltage characteristics , Table 21: Current characteristics , and Table 22: Thermal characteristics may cause permanent damage to the device. These are stress ratings only and the functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard, extended mission profiles are available on demand.

Table 20. Voltage characteristics (1)

SymbolsRatingsMinMaxUnit
V DDX - V SSExternal main supply voltage (including V DD , V DDLDO , V DDA , V DD33USB , V BAT )- 0.34.0V
V IN (2)Input voltage on FT_xxx pinsV SS - 0.3Min(V DD , V DDA , V DD33USB , V BAT ) +4.0 (3)(4)V
Input voltage on TT_xx pinsV SS -0.34.0V
Input voltage on BOOT0 pinV SS9.0V
Input voltage on any other pinsV SS -0.34.0V
\∆ V DDX \Variations between different V DDX power pins of the same domain-
\V SSx -V SS \Variations between all the different ground pins-

  1. This formula has to be applied on power supplies related to the IO structure described by the pin definition table.
  2. To sustain a voltage higher than 4V the internal pull-up/pull-down resistors must be disabled.
  3. All main power (V DD , V DDA , V DD33USB ) and ground (V SS , V SSA ) pins must always be connected to the external power supplies, in the permitted range.
  4. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
  5. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
  6. A positive injection is induced by V IN >VDD while a negative injection is induced by V IN <VSS . I INJ(PIN) must never be exceeded. Refer also to Table 20: Voltage characteristics for the maximum allowed input voltage values.
  7. When several inputs are submitted to a current injection, the maximum ∑ I INJ(PIN) is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 21. Current characteristics

SymbolsRatingsMaxUnit
Σ IV DDTotal current into sum of all V DD power lines (source) (1)620mA
Σ IV SSTotal current out of sum of all V SS ground lines (sink) (1)620mA
IV DDMaximum current into each V DD power pin (source) (1)100mA
IV SSMaximum current out of each V SS ground pin (sink) (1)100mA
I IOOutput current sunk by any I/O and control pin, except Px_C20mA
I IOOutput current sunk by Px_C pins1mA
Σ I (PIN)Total output current sunk by sum of all I/Os and control pins (2)140mA
Σ I (PIN)Total output current sourced by sum of all I/Os and control pins (2)140mA
I INJ(PIN) (3)(4)Injected current on FT_xxx, TT_xx, RST and B pins except PA4, PA5- 5/+0mA
I INJ(PIN) (3)(4)Injected current on PA4, PA5- 0/0mA
Σ I INJ(PIN)Total injected current (sum of all I/Os and control pins) (5)±25mA

Table 22. Thermal characteristics

SymbolRatingsValueUnit
T STGStorage temperature range- 65 to +150°C
T JMaximum junction temperature125°C

320

Thermal Information

The maximum chip-junction temperature, T J max, in degrees Celsius, may be calculated using the following equation:

T J max = T A max + (P D max × Θ JA )

Package Information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at www.st.com. ECOPACK is an ST trademark

Related Variants

The following components are covered by the same datasheet.

Part NumberManufacturerPackage
STM32H753STMicroelectronics
STM32H753AISTMicroelectronics
STM32H753BISTMicroelectronics
STM32H753IISTMicroelectronics
STM32H753XISTMicroelectronics
STM32H753ZISTMicroelectronics
STM32H753ZIT6STMicroelectronics144-LQFP
Data on this page is extracted from publicly available manufacturer datasheets using automated tools including AI. It may contain errors or omissions. Always verify specifications against the official manufacturer datasheet before making design or purchasing decisions. See our Terms of Service. Rights holders can submit a takedown request.

Get structured datasheet data via API

Get started free