LM5166YDRCR.A

TEXAS INSTRUMENTS

Manufacturer

Texas Instruments

Overview

Part: LM5166 from Texas Instruments

Type: Synchronous Buck Converter

Key Specs:

  • Input Voltage Range: 3 V to 65 V
  • Output Current: up to 500 mA
  • No-Load Quiescent Current: 9.7 μA
  • Junction Temperature Range: –40°C to 150°C
  • Switching Frequency: up to 600 kHz
  • Internal Voltage Reference: 1.223 V ±1.2%

Features:

  • Fixed (3.3-V, 5-V) or Adjustable VOUT Options
  • Meets EN55022 / CISPR 22 EMI Standards
  • Integrated 1-Ω PFET Buck Switch (Supports 100% Duty Cycle for Low Dropout)
  • Integrated 0.5-Ω NFET Synchronous Rectifier (Eliminates External Schottky Diode)
  • Programmable Peak Current Limit Supports: 500-mA, 300-mA, or 200-mA Loads
  • Selectable PFM or COT Mode Operation
  • 900-μs Internal or Externally-Adjustable Soft Start
  • Diode Emulation and Pulse Skipping for Ultra-High Light-Load Efficiency
  • No Loop Compensation or Bootstrap Components
  • Precision Enable and Input UVLO With Hysteresis
  • Open-Drain Power Good Indicator
  • Thermal Shutdown Protection With Hysteresis
  • Pin-to-Pin Compatible With the LM5165
  • Create a Custom Regulator Design Using WEBENCH® Power Designer

Applications:

  • Factory and Building Automation
  • Automotive and Battery-Powered Applications
  • High Voltage LDO Replacement
  • Low Power Bias Supplies

Package:

  • VSON (10-Pin): 3-mm × 3-mm

Features

  • 1 Wide Input Voltage Range of 3 V to 65 V
  • 9.7-μA No-Load Quiescent Current
  • –40°C to 150°C Junction Temperature Range
  • Fixed (3.3-V, 5-V) or Adjustable VOUT Options
  • Meets EN55022 / CISPR 22 EMI Standards
  • Integrated 1-Ω PFET Buck Switch
    • Supports 100% Duty Cycle for Low Dropout
  • Integrated 0.5-Ω NFET Synchronous Rectifier
    • Eliminates External Schottky Diode
  • Programmable Peak Current Limit Supports:
    • 500-mA, 300-mA, or 200-mA Loads
  • Selectable PFM or COT Mode Operation
  • 1.223-V ±1.2% Internal Voltage Reference
  • Switching Frequency up to 600 kHz
  • 900-μs Internal or Externally-Adjustable Soft Start
  • Diode Emulation and Pulse Skipping for Ultra-High Light-Load Efficiency
  • No Loop Compensation or Bootstrap Components
  • Precision Enable and Input UVLO With Hysteresis
  • Open-Drain Power Good Indicator
  • Thermal Shutdown Protection With Hysteresis
  • Pin-to-Pin Compatible With the LM5165
  • 10-Pin, 3-mm × 3-mm VSON Package
  • • Create a Custom Regulator Design Using WEBENCH® Power Designer

Applications

  • Factory and Building Automation
  • • Automotive and Battery-Powered Applications
  • High Voltage LDO Replacement
  • Low Power Bias Supplies

3 Description

The LM5166 is a compact, easy-to-use, 3-V to 65-V, ultra-low IQ synchronous buck converter with high efficiency over wide input voltage and load current ranges. With integrated high-side and low-side power MOSFETs, up to 500 mA of output current can be delivered at fixed output voltages of 3.3 V or 5 V, or an adjustable output. The converter is designed to simplify implementation while providing options to optimize the performance for the target application. Pulse frequency modulation (PFM) mode is selected for optimal light-load efficiency or constant on-time (COT) control for nearly constant operating frequency. Both control schemes do not require loop compensation while providing excellent line and load transient response and short PWM on-time for large step-down conversion ratios.

The high-side P-channel MOSFET can operate at 100% duty cycle for lowest dropout voltage and does not require a bootstrap capacitor for gate drive. Also, the current limit setpoint is adjustable to optimize inductor selection for a particular load current requirement. Selectable and adjustable start-up timing options include minimum delay (no soft start), internally fixed (900 μs), and externally programmable soft start using a capacitor. An open-drain PGOOD indicator can be used for sequencing, fault reporting, and output voltage monitoring. The LM5166 is available in a 10-pin VSON package with 0.5-mm pin pitch.

Device Information(1)

PART NUMBEROUTPUTPACKAGE
LM5166Adjustable
LM5166X5-V fixedVSON (10)
LM5166Y3.3-V fixed

Typical COT Mode Application Typical COT Mode Application Efficiency

Table of Contents

1Features 17.4
Device Functional Modes 25
2Applications 18Applications and Implementation 26
3Description 18.1
Application Information 26
4Revision History 28.2
Typical Applications 26
5Pin Configuration and Functions 39Power Supply Recommendations 44
6Specifications 410Layout 44
6.1
Absolute Maximum Ratings 4
10.1
Layout Guidelines 44
6.2
ESD Ratings 4
10.2
Layout Example 46
6.3
Recommended Operating Conditions 4
11Device and Documentation Support 47
6.4
Thermal Information 4
11.1
Device Support 47
6.5
Electrical Characteristics 5
11.2
Documentation Support 47
6.6
Switching Characteristics 6
11.3
Receiving Notification of Documentation Updates 48
6.7
Typical Characteristics 7
11.4
Community Resources 48
7Detailed Description 1411.5
Trademarks 48
7.1
Overview 14
11.6
Electrostatic Discharge Caution 48
7.2
Functional Block Diagram 14
11.7
Glossary 48
7.3
Feature Description 15
12Mechanical, Packaging, and Orderable
Information 48

4 Revision History

Changes from Revision A (December 2016) to Revision BPage
Updated data sheet text to the latest TI documentation and translations standards 1
Changed the language of WEBENCH list item; added additional content and links for WEBENCH in data sheet 1
Added LM5166X and LM5166Y output versions to the data sheet 1
Replaced the body size (NOM) column with output versions in the Device Information table 1
Changed the Typical COT Mode Application circuit to a fixed 5-V output 1
Changed the EN absolute maximum voltage from (VVIN
+ 0.3 V) to 68 V 4
Deleted note 5 under the Absolute Maximum Ratings table 4
Changed the EN max operating voltage from VVIN
to 65 V 4
Removed note 2 under the Recommended Operating Conditions 4
Changed the IFB
maximum from: 100 nA to: 25 nA 5
Added Figure 13 and Figure 14 8
Modified the Functional Block Diagram graphic 14
Changed RDSON1
to RDSON2
in Equation 3 17
Updated Equation 12 19
Added a link to TI Design TIDA-01395 to the Typical Applications section 26
Changed Design 3 to a 3.3-V fixed output, LM5166Y 35
Added a new part number to CIN
ref description 35
Added a new part number to LF
ref description 38
Added the Design 5: 12-V, 300-mA COT Converter Operating from 24-V or 48-V Input section to Typical Applications 41
Changed the PCB Layout and PCB Layout Guidelines section names to Layout and Layout Guidelines 44
Added content to the Documentation Support section 47

• Changed data sheet status from product preview to production data.................................................................................... 1

5 Pin Configuration and Functions

LM5166X and LM5166Y Fixed Output DRC Package 10-Pin VSON Top View

LM5166 Adjustable Output DRC Package 10-Pin VSON Top View

Pin Functions

PINI/O (1)DESCRIPTION
NO.NAME1,0DESCRIPTION
1SWPSwitching node that is internally connected to the drain of the PFET buck switch (high side) and the drain of the NFET synchronous rectifier (low side). Connect to the buck inductor.
2VINPRegulator supply input pin to high-side power MOSFET and internal bias rail LDO. Connect to input supply and input filter capacitor CIN . The path from the VIN pin to the input capacitor must be as short as possible.
3ILIMIProgramming pin for current limit. Connecting the appropriate resistance from the ILIM pin to GND selects one of the three current limit options. The available current limit options are detailed in Table 3.
4SSIProgramming pin for the soft-start delay. If a 100-k Ω resistor is connected from the SS pin to GND, the internal soft-start circuit is disabled and the FB comparator reference steps immediately from zero to full value when the regulator is enabled by the EN input. If the SS pin is left open, the internal soft-start circuit ramps the FB reference from zero to full value in 900 μ s. If a capacitor is connected from the SS pin to GND, the soft-start time can be set longer than 900 μ s.
5RT-Mode select and on-time programming pin for Constant On-Time control. Connect a resistor from the RT pin to GND to program the on-time and hence switching frequency. Short RT to GND to select PFM (pulse frequency modulation) operation.
6PGOOD0Power Good output flag pin. PGOOD is connected to the drain of an NFET that holds the pin low when either FB or VOUT is not in regulation. Use a 10-kΩ to 100-kΩ pullup resistor to system voltage rail or VOUT (no higher than 12 V).
7ENIInput pin of the precision enable / UVLO comparator. The regulator is enabled when the EN pin voltage is greater than 1.22 V.
88 VOUT or FB IFeedback input to the voltage regulation loop for the LM5166 Adjustable Output version, or a VOUT pin connects the internal feedback resistor divider to the regulator output voltage for the fixed 3.3-V or 5-V options. The FB pin connects the internal feedback comparator to an external resistor divider for the adjustable voltage option, and the reference for the FB pin comparator is 1.223 V.
9HYS0Drain of internal NFET that is turned off when the EN input is greater than the EN pin threshold. External resistors from HYS to EN and GND program the input UVLO threshold and hysteresis.
10GNDGRegulator ground return.
-PADPConnect to GND pin and system ground on PCB. Path to C IN must be as short as possible.

(1) P = Power, G = Ground, I = Input, O = Output.

Copyright © 2016–2017, Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of –40°C to 150°C (unless otherwise noted).(1)(2)

MINMAXUNIT
VIN, EN to GND–0.368
V
VVIN + 0.3
V
–3
16
V
SW to GND–0.7
20-ns transient
PGOOD, VOUT(3) to GND–0.3
HYS to GND–0.37V
ILIM, SS, RT, FB(4) to GND–0.33.6V
Maximum junction temperature, TJ–40150°C
Storage temperature, Tstg–55150°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

VALUEUNIT
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)±2000
V(ESD)Electrostatic dischargeCharged device model (CDM), per JEDEC specification JESD22-C101(2)±1000V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of –40°C to 150°C (unless otherwise noted).(1)

MINNOM
MAX
UNIT
VIN365
EN–0.365
Input voltagesPGOOD–0.312V
HYS–0.35.5
Output currentIOUT0500mA
TemperatureOperating junction temperature–40150°C

(1) Operating Ratings are conditions under which the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics.

6.4 Thermal Information

LM5166
THERMAL METRIC(1)DRC (VSON)
10 PINS
RθJAJunction-to-ambient thermal resistance49.1
RθJC(top)Junction-to-case (top) thermal resistance57.2
RθJBJunction-to-board thermal resistance26.6
ψJTJunction-to-top characterization parameter0.8
ψJBJunction-to-board characterization parameter23.8
RθJC(bot)Junction-to-case (bottom) thermal resistance4.8

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: LM5166

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(3) Fixed output setting.

(4) Adjustable output setting.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.5 Electrical Characteristics

Typical values correspond to TJ = 25 °C. Minimum and maximum limits are based on TJ = -40 °C to +125 °C. VIN = 12 V (unless otherwise noted). (1)(2)

PARAMETERTEST CONDITIONSMINTYPMAXUNIT
IQ-SDVIN DC supply current, shutdownV EN = 0 V, T J = 25°C46μΑ
I Q-SLEEPVIN DC supply current, no loadV FB = 1.5 V, T J = 25°C9.715μΑ
I Q-SLEEP-
VINMAX
VIN DC supply current, no loadV FB = 1.5 V, V VIN = 65 V, T J = 25°C1015μΑ
I Q-ACTIVE-PFMVIN DC supply current, activePFM mode, RRT = 0 Ω , RSS = 100 kΩ205μΑ
I Q-ACTIVE-COTVIN DC supply current, activeCOT mode, RRT = RSS = 100 kΩ320μA
POWER SWITCHES
R DSON1High-side MOSFET R DS(on)ISW = -100 mA0.93Ω
R DSON2Low-side MOSFET R DS(on)I SW = 100 mA0.48Ω
CURRENT LINIITING
I HS_LIM1112512501375
I HS_LIM2High-side peak current limit thresholdSee Table 3675750825mA
I HS_LIM3- unconoid440500560
I LS_LIM1Low-side valley current limitOne Table 0415A
I LS_LIM2thresholdSee Table 3315mA
COMPARATOR
V VOUT5VOUT 5-V DC setpointLM5166X4.95.05.1V
V VOUT3.3VOUT 3.3-V DC setpointLM5166Y3.233.33.37V
V VOUT = 5 V, LM5166X7
I VOUTVOUT pin input currentV VOUT = 3.3 V, LM5166Y3.8μA
V FB1Lower FB regulation threshold (PFM and COT)Adjustable VOUT version1.2081.2231.238V
VFB2Upper FB regulation threshold (PFM)Adjustable VOOT Version1.2181.2331.248V
I FBFB pin input bias currentV FB = 1 V25nA
FB HYS-PFMFB comparator PFM hysteresisPFM mode10mV
FB HYS-COTFB comparator dropout hysteresisCOT mode4mV
FB LINE-REGFB threshold variation over lineV VIN = 3 V to 65 V0.005%/V
VOUT LINE-REGVOUT threshold variation over lineLM5166X, V VIN = 6 V to 65 V
LM5166Y, V VIN = 4.5 V to 65 V
0.005%/V
POWER GOOD
UVT RISINGDCCCDV FB rising relative to V FB1 threshold94%
UVT FALLINGPGOOD comparatorV FB falling relative to V FB1 threshold87%
R PGOODPGOOD on-resistanceV FB = 1 V80200Ω
V INMIN-PGOODMinimum required VIN for valid PGOODV VIN falling
I PGOOD = 0.1 mA, V PGOOD < 0.5 V
1.21.65V
I PGOODPGOOD off-state leakageV FB = 1.2 V, V PGOOD = 5.5 V10100nA
ENABLE / UVL_0
V IN-ONTurnon thresholdV VIN rising2.602.752.95V
V IN-OFFTurnoff thresholdV VIN falling2.352.452.60V
V EN-ONEN turnon thresholdV EN rising1.1631.221.276V
V EN-OFFEN turnoff thresholdV EN falling1.1091.1441.178V

(1) All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

Copyright © 2016-2017, Texas Instruments Incorporated Product Folder Links: LM5166

(2) The junction temperature (TJ in °C) is calculated from the ambient temperature (TA in °C) and power dissipation (PD in Watts) as follows: TJ = TA + (PD bullet θJA) where θJA (in °C/W) is the package thermal impedance provided in Thermal Information.

Electrical Characteristics (continued)

Typical values correspond to TJ = 25°C. Minimum and maximum limits are based on TJ = –40°C to +125°C. VIN = 12 V (unless otherwise noted).(1)(2)

PARAMETERTEST CONDITIONSMINTYPMAXUNIT
VEN-HYSEN hysteresis76mV
VEN-SDEN shutdown thresholdVEN falling0.30.6V
RHYSHYS on-resistanceVEN = 1 V80200Ω
IHYSHYS off-state leakageVEN = 1.5 V, VHYS = 5.5 V10100nA
SOFT-START
ISSSoft-start charging currentVSS = 1 V10μA
TSS-INTSoft-start rise timeSS floating900μs
THERMAL SHUTDOWN
TJ-SDThermal shutdown threshold170°C
TJ-SD-HYSThermal shutdown hysteresis10°C

6.6 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted)

PARAMETERTEST CONDITIONSMINTYPMAXUNIT
TON-MINMinimum on-time180ns
TON1On-time16 kΩ from RT to GND280ns
TON2On-time75 kΩ from RT to GND1150ns

Product Folder Links: LM5166

Submit Documentation Feedback Copyright © 2016–2017, Texas Instruments Incorporated

6.7 Typical Characteristics

Unless otherwise specified, VIN = 12 V, VOUT = 5 V. Please refer to Typical Applications for circuit designs.

Unless otherwise specified, VIN = 12 V, VOUT = 5 V. Please refer to Typical Applications for circuit designs.

Unless otherwise specified, VIN = 12 V, VOUT = 5 V. Please refer to Typical Applications for circuit designs.

Unless otherwise specified, VIN = 12 V , VOUT = 5 V . Please refer to Typical Applications for circuit designs.

Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated

Unless otherwise specified, VIN = 12 V, VOUT = 5 V. Please refer to Typical Applications for circuit designs.

Unless otherwise specified, VIN = 12 V, VOUT = 5 V. Please refer to Typical Applications for circuit designs.

Unless otherwise specified, VIN = 12 V, VOUT = 5 V. Please refer to Typical Applications for circuit designs.

7 Detailed Description

7.1 Overview

The LM5166 regulator is an easy-to-use synchronous buck DC-DC converter that operates from a supply voltage ranging from 3 V to 65 V. The device is intended for step-down conversions from 5-V, 12-V, 24-V, and 48-V unregulated, semi-regulated, and fully-regulated supply rails. With integrated high-side and low-side power MOSFETs, the LM5166 delivers up to 500-mA DC load current with exceptional efficiency and ultra-low input quiescent current in a very small solution size. Designed for simple implementation, a choice of operating modes offers flexibility to optimize its usage according to the target application. Fixed-frequency, constant on-time (COT) operation with discontinuous conduction mode (DCM) at light loads is ideal for low-noise, high current, fast transient load requirements. Alternatively, pulse frequency modulation (PFM) mode, complemented by an adjustable current limit, achieves ultra-high light-load efficiency performance. Control loop compensation is not required with either operating mode, which reduces design time and external component count.

The LM5166 incorporates other features for comprehensive system requirements, including an open-drain Power Good circuit for power-rail sequencing and fault reporting, internally-fixed or externally-adjustable soft start, monotonic start-up into prebiased loads, precision enable with customizable hysteresis for programmable line undervoltage lockout (UVLO), and thermal shutdown with automatic recovery. These features enable a flexible and easy-to-use platform for a wide range of applications. The pin arrangement is designed for simple and optimized PCB Layout, requiring only a few external components.

7.2 Functional Block Diagram

Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Integrated Power MOSFETs

The LM5166 is a step-down buck converter with integrated high-side PMOS buck switch and low-side NMOS synchronous switch. During the high-side MOSFET on-time, the SW voltage VSW swings up to approximately VIN , and the inductor current increases with slope (VIN-VOUT)/LF . When the high-side MOSFET is turned off by the control logic, the low-side MOSFET turns on after a fixed dead time. Inductor current flows through the low-side MOSFET with slope -VOUT/LF . Duty cycle D is defined as TON/TSW , where TON is the high-side MOSFET conduction time and TSW is the switching period.

7.3.2 Selectable PFM or COT Mode Converter Operation

Depending on how the RT pin is connected, the LM5166 operates in PFM or COT mode. With the RT pin tied to GND, the device operates in PFM mode. An RRT resistor connected between the RT and GND pins enables COT control and sets the desired switching frequency as defined by Equation 4. Figure 39 and Figure 40 show converter schematics for PFM and COT modes of operation.

Figure 39. PFM Mode Converter Schematics: (a) Fixed Output Voltage of 5 V or 3.3 V, (b) Adjustable Output Voltage With Programmable Soft Start, Current Limit, and UVLO

Figure 40. COT Mode Converter Schematics: (a) Fixed Output Voltage of 5 V or 3.3 V, (b) Adjustable Output Voltage With Programmable Soft Start, Current Limit, and UVLO

Copyright © 2016–2017, Texas Instruments Incorporated

Feature Description (continued)

7.3.2.1 PFM Mode Operation

In PFM mode, the LM5166 behaves as a hysteretic voltage regulator operating in boundary conduction mode. The output voltage is regulated between upper and lower threshold levels according to the PFM feedback comparator hysteresis of 10 mV. Figure 41 shows the relevant output voltage and inductor current waveforms. The LM5166 provides the required switching pulses to recharge the output capacitor to the upper threshold, followed by a sleep period where most of the internal circuits are disabled. The load current is supported by the output capacitor during this time, and the LM5166 current consumption reduces to 9.7 μ A. The sleep period duration depends on load current and output capacitance.

Figure 41. PFM Mode Output Voltage and Inductor Current Representative Waveforms

When operating in PFM mode at given input and output voltages, the chosen filter inductance dictates the PFM pulse frequency as

$FSW(PFM) = frac{VOUT}{LF · IPK(PFM)} · ≤ft(1 - frac{VOUT}{VIN}right)where

IPK(PFM) is one of the programmable levels for peak current limit. See Adjustable Current Limit for more detail.

One of the supported ILIM settings enables a function that modulates the peak current threshold levels during the first three switching cycles of each active period as illustrated in Figure 42. This function improves efficiency under most application conditions at the expense of slightly degraded load transient response.

![](page16Picture3.jpeg)

Feature Description (continued)

![](page16Figure5.jpeg)

Figure 42. PFM Mode With Modulated ILIM, Output Voltage and Inductor Current Representative Waveforms

As expected, the choice of mode and switching frequency represents a compromise between conversion efficiency, quiescent current, and passive component size. Lower switching frequency implies reduced switching losses (including gate charge losses, transition losses, and so forth) and higher overall efficiency. Higher switching frequency, on the other hand, implies smaller LC output filter and hence, a more compact design. Lower inductance also helps transient response and reduces the inductor DCR conduction loss. The ideal switching frequency in a given application is a tradeoff and thus is determined on a case-by-case basis. It relates to the input voltage, output voltage, most frequent load current level(s), external component choices, and circuit size requirement. At light loads, the PFM converter has a relatively longer sleep time interval and thus operates at lower input quiescent current levels.

7.3.2.2 COT Mode Operation

In COT mode, the LM5166-based converter turns on the high-side MOSFET with constant on-time that adapts to VIN, as defined by Equation 2, to operate with nearly fixed switching frequency when in continuous conduction mode (CCM). The high-side MOSFET turns on when the feedback voltage (VFB) falls below the reference voltage. The regulator control loop maintains a constant output voltage by adjusting the PWM off-time as defined with Equation 3. For stable operation, the feedback voltage must decrease monotonically in phase with the inductor current during the off-time as explained in Ripple Generation Methods.

tON[ns] = frac{175 · RRT[kΩ]}{VIN}$ (2)

$tOFF = frac{LF · Δ IL(nom)}{VOUT + (RDCR + RDSON2) · IOUT}(3

Diode emulation mode (DEM) prevents negative inductor current, and pulse skipping maintains high efficiency at light load currents by decreasing the effective switching frequency. The COT-controlled LM5166 waveforms in CCM and DEM are shown in Figure 43.

Submit Documentation Feedback Copyright © 2016-2017, Texas Instruments Incorporated

Pin Configuration

LM5166X and LM5166Y Fixed Output DRC Package 10-Pin VSON Top View

LM5166 Adjustable Output DRC Package 10-Pin VSON Top View

Pin Functions

PINI/O (1)DESCRIPTION
NO.NAME1,0DESCRIPTION
1SWPSwitching node that is internally connected to the drain of the PFET buck switch (high side) and the drain of the NFET synchronous rectifier (low side). Connect to the buck inductor.
2VINPRegulator supply input pin to high-side power MOSFET and internal bias rail LDO. Connect to input supply and input filter capacitor CIN . The path from the VIN pin to the input capacitor must be as short as possible.
3ILIMIProgramming pin for current limit. Connecting the appropriate resistance from the ILIM pin to GND selects one of the three current limit options. The available current limit options are detailed in Table 3.
4SSIProgramming pin for the soft-start delay. If a 100-k Ω resistor is connected from the SS pin to GND, the internal soft-start circuit is disabled and the FB comparator reference steps immediately from zero to full value when the regulator is enabled by the EN input. If the SS pin is left open, the internal soft-start circuit ramps the FB reference from zero to full value in 900 μ s. If a capacitor is connected from the SS pin to GND, the soft-start time can be set longer than 900 μ s.
5RT-Mode select and on-time programming pin for Constant On-Time control. Connect a resistor from the RT pin to GND to program the on-time and hence switching frequency. Short RT to GND to select PFM (pulse frequency modulation) operation.
6PGOOD0Power Good output flag pin. PGOOD is connected to the drain of an NFET that holds the pin low when either FB or VOUT is not in regulation. Use a 10-kΩ to 100-kΩ pullup resistor to system voltage rail or VOUT (no higher than 12 V).
7ENIInput pin of the precision enable / UVLO comparator. The regulator is enabled when the EN pin voltage is greater than 1.22 V.
88 VOUT or FB IFeedback input to the voltage regulation loop for the LM5166 Adjustable Output version, or a VOUT pin connects the internal feedback resistor divider to the regulator output voltage for the fixed 3.3-V or 5-V options. The FB pin connects the internal feedback comparator to an external resistor divider for the adjustable voltage option, and the reference for the FB pin comparator is 1.223 V.
9HYS0Drain of internal NFET that is turned off when the EN input is greater than the EN pin threshold. External resistors from HYS to EN and GND program the input UVLO threshold and hysteresis.
10GNDGRegulator ground return.
-PADPConnect to GND pin and system ground on PCB. Path to C IN must be as short as possible.

(1) P = Power, G = Ground, I = Input, O = Output.

Copyright © 2016–2017, Texas Instruments Incorporated

Electrical Characteristics

Typical values correspond to TJ = 25 °C. Minimum and maximum limits are based on TJ = -40 °C to +125 °C. VIN = 12 V (unless otherwise noted). (1)(2)

PARAMETERTEST CONDITIONSMINTYPMAXUNIT
IQ-SDVIN DC supply current, shutdownV EN = 0 V, T J = 25°C46μΑ
I Q-SLEEPVIN DC supply current, no loadV FB = 1.5 V, T J = 25°C9.715μΑ
I Q-SLEEP-
VINMAX
VIN DC supply current, no loadV FB = 1.5 V, V VIN = 65 V, T J = 25°C1015μΑ
I Q-ACTIVE-PFMVIN DC supply current, activePFM mode, RRT = 0 Ω , RSS = 100 kΩ205μΑ
I Q-ACTIVE-COTVIN DC supply current, activeCOT mode, RRT = RSS = 100 kΩ320μA
POWER SWITCHES
R DSON1High-side MOSFET R DS(on)ISW = -100 mA0.93Ω
R DSON2Low-side MOSFET R DS(on)I SW = 100 mA0.48Ω
CURRENT LINIITING
I HS_LIM1112512501375
I HS_LIM2High-side peak current limit thresholdSee Table 3675750825mA
I HS_LIM3- unconoid440500560
I LS_LIM1Low-side valley current limitOne Table 0415A
I LS_LIM2thresholdSee Table 3315mA
COMPARATOR
V VOUT5VOUT 5-V DC setpointLM5166X4.95.05.1V
V VOUT3.3VOUT 3.3-V DC setpointLM5166Y3.233.33.37V
V VOUT = 5 V, LM5166X7
I VOUTVOUT pin input currentV VOUT = 3.3 V, LM5166Y3.8μA
V FB1Lower FB regulation threshold (PFM and COT)Adjustable VOUT version1.2081.2231.238V
VFB2Upper FB regulation threshold (PFM)Adjustable VOOT Version1.2181.2331.248V
I FBFB pin input bias currentV FB = 1 V25nA
FB HYS-PFMFB comparator PFM hysteresisPFM mode10mV
FB HYS-COTFB comparator dropout hysteresisCOT mode4mV
FB LINE-REGFB threshold variation over lineV VIN = 3 V to 65 V0.005%/V
VOUT LINE-REGVOUT threshold variation over lineLM5166X, V VIN = 6 V to 65 V
LM5166Y, V VIN = 4.5 V to 65 V
0.005%/V
POWER GOOD
UVT RISINGDCCCDV FB rising relative to V FB1 threshold94%
UVT FALLINGPGOOD comparatorV FB falling relative to V FB1 threshold87%
R PGOODPGOOD on-resistanceV FB = 1 V80200Ω
V INMIN-PGOODMinimum required VIN for valid PGOODV VIN falling
I PGOOD = 0.1 mA, V PGOOD < 0.5 V
1.21.65V
I PGOODPGOOD off-state leakageV FB = 1.2 V, V PGOOD = 5.5 V10100nA
ENABLE / UVL_0
V IN-ONTurnon thresholdV VIN rising2.602.752.95V
V IN-OFFTurnoff thresholdV VIN falling2.352.452.60V
V EN-ONEN turnon thresholdV EN rising1.1631.221.276V
V EN-OFFEN turnoff thresholdV EN falling1.1091.1441.178V

(1) All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

Copyright © 2016-2017, Texas Instruments Incorporated Product Folder Links: LM5166

(2) The junction temperature (TJ in °C) is calculated from the ambient temperature (TA in °C) and power dissipation (PD in Watts) as follows: TJ = TA + (PD bullet θJA) where θJA (in °C/W) is the package thermal impedance provided in Thermal Information.

Absolute Maximum Ratings

Over the recommended operating junction temperature range of –40°C to 150°C (unless otherwise noted).(1)(2)

MINMAXUNIT
VIN, EN to GND–0.368
V
VVIN + 0.3
V
–3
16
V
SW to GND–0.7
20-ns transient
PGOOD, VOUT(3) to GND–0.3
HYS to GND–0.37V
ILIM, SS, RT, FB(4) to GND–0.33.6V
Maximum junction temperature, TJ–40150°C
Storage temperature, Tstg–55150°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Over the recommended operating junction temperature range of –40°C to 150°C (unless otherwise noted).(1)

MINNOM
MAX
UNIT
VIN365
EN–0.365
Input voltagesPGOOD–0.312V
HYS–0.35.5
Output currentIOUT0500mA
TemperatureOperating junction temperature–40150°C

(1) Operating Ratings are conditions under which the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics.

Thermal Information

LM5166
THERMAL METRIC(1)DRC (VSON)
10 PINS
RθJAJunction-to-ambient thermal resistance49.1
RθJC(top)Junction-to-case (top) thermal resistance57.2
RθJBJunction-to-board thermal resistance26.6
ψJTJunction-to-top characterization parameter0.8
ψJBJunction-to-board characterization parameter23.8
RθJC(bot)Junction-to-case (bottom) thermal resistance4.8

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: LM5166

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(3) Fixed output setting.

(4) Adjustable output setting.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.5 Electrical Characteristics

Typical values correspond to TJ = 25 °C. Minimum and maximum limits are based on TJ = -40 °C to +125 °C. VIN = 12 V (unless otherwise noted). (1)(2)

PARAMETERTEST CONDITIONSMINTYPMAXUNIT
IQ-SDVIN DC supply current, shutdownV EN = 0 V, T J = 25°C46μΑ
I Q-SLEEPVIN DC supply current, no loadV FB = 1.5 V, T J = 25°C9.715μΑ
I Q-SLEEP-
VINMAX
VIN DC supply current, no loadV FB = 1.5 V, V VIN = 65 V, T J = 25°C1015μΑ
I Q-ACTIVE-PFMVIN DC supply current, activePFM mode, RRT = 0 Ω , RSS = 100 kΩ205μΑ
I Q-ACTIVE-COTVIN DC supply current, activeCOT mode, RRT = RSS = 100 kΩ320μA
POWER SWITCHES
R DSON1High-side MOSFET R DS(on)ISW = -100 mA0.93Ω
R DSON2Low-side MOSFET R DS(on)I SW = 100 mA0.48Ω
CURRENT LINIITING
I HS_LIM1112512501375
I HS_LIM2High-side peak current limit thresholdSee Table 3675750825mA
I HS_LIM3- unconoid440500560
I LS_LIM1Low-side valley current limitOne Table 0415A
I LS_LIM2thresholdSee Table 3315mA
COMPARATOR
V VOUT5VOUT 5-V DC setpointLM5166X4.95.05.1V
V VOUT3.3VOUT 3.3-V DC setpointLM5166Y3.233.33.37V
V VOUT = 5 V, LM5166X7
I VOUTVOUT pin input currentV VOUT = 3.3 V, LM5166Y3.8μA
V FB1Lower FB regulation threshold (PFM and COT)Adjustable VOUT version1.2081.2231.238V
VFB2Upper FB regulation threshold (PFM)Adjustable VOOT Version1.2181.2331.248V
I FBFB pin input bias currentV FB = 1 V25nA
FB HYS-PFMFB comparator PFM hysteresisPFM mode10mV
FB HYS-COTFB comparator dropout hysteresisCOT mode4mV
FB LINE-REGFB threshold variation over lineV VIN = 3 V to 65 V0.005%/V
VOUT LINE-REGVOUT threshold variation over lineLM5166X, V VIN = 6 V to 65 V
LM5166Y, V VIN = 4.5 V to 65 V
0.005%/V
POWER GOOD
UVT RISINGDCCCDV FB rising relative to V FB1 threshold94%
UVT FALLINGPGOOD comparatorV FB falling relative to V FB1 threshold87%
R PGOODPGOOD on-resistanceV FB = 1 V80200Ω
V INMIN-PGOODMinimum required VIN for valid PGOODV VIN falling
I PGOOD = 0.1 mA, V PGOOD < 0.5 V
1.21.65V
I PGOODPGOOD off-state leakageV FB = 1.2 V, V PGOOD = 5.5 V10100nA
ENABLE / UVL_0
V IN-ONTurnon thresholdV VIN rising2.602.752.95V
V IN-OFFTurnoff thresholdV VIN falling2.352.452.60V
V EN-ONEN turnon thresholdV EN rising1.1631.221.276V
V EN-OFFEN turnoff thresholdV EN falling1.1091.1441.178V

(1) All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

Copyright © 2016-2017, Texas Instruments Incorporated Product Folder Links: LM5166

(2) The junction temperature (TJ in °C) is calculated from the ambient temperature (TA in °C) and power dissipation (PD in Watts) as follows: TJ = TA + (PD bullet θJA) where θJA (in °C/W) is the package thermal impedance provided in Thermal Information.

Related Variants

The following components are covered by the same datasheet.

Part NumberManufacturerPackage
LM5166Texas Instruments
LM5166-BASEDTexas Instruments
LM5166DRCRTexas Instruments
LM5166DRCR.ATexas Instruments
LM5166DRCTTexas Instruments
LM5166DRCT.ATexas Instruments
LM5166EVM-C33ATexas Instruments
LM5166EVM-C50ATexas Instruments
LM5166XTexas Instruments
LM5166XDRCRTexas Instruments
LM5166XDRCR.ATexas Instruments
LM5166XDRCTTexas Instruments
LM5166XDRCT.ATexas Instruments
LM5166YTexas Instruments
LM5166YDRCRTexas Instruments
LM5166YDRCTTexas Instruments
LM5166YDRCT.ATexas Instruments
Data on this page is extracted from publicly available manufacturer datasheets using automated tools including AI. It may contain errors or omissions. Always verify specifications against the official manufacturer datasheet before making design or purchasing decisions. See our Terms of Service. Rights holders can submit a takedown request.

Get structured datasheet data via API

Get started free