HT32F52352
32-Bit Arm Cortex-M0+ MicrocontrollerThe HT32F52352 is a 32-bit arm cortex-m0+ microcontroller from Holtek. View the full HT32F52352 datasheet below including key specifications, pinout, electrical characteristics, absolute maximum ratings.
Manufacturer
Holtek
Category
32-Bit Arm Cortex-M0+ Microcontroller
Package
QFN-33 (4mm x 4mm), LQFP-48 (7mm x 7mm), LQFP-64 (7mm x 7mm)
Key Specifications
| Parameter | Value |
|---|---|
| SRAM | 16 KB |
| Flash Memory | 128 KB |
| USB Standard | USB2.0 Full Speed |
| ADC Resolution | 12-bit |
| Core Architecture | 32-bit Arm Cortex-M0+ |
| I2C Max Frequency | 1 MHz |
| Max CPU Frequency | 48 MHz |
| ADC Conversion Rate | 1 Msps |
| Supply Voltage Range | 2.0 V to 3.6 V |
| Communication Interfaces | I2C, USART, UART, SPI, I2S, SCI, USB2.0 FS |
| SPI Max Master Frequency | f PCLK /2 MHz |
| Internal RC Oscillator (Low Speed) | 32 kHz |
| Internal RC Oscillator (High Speed) | 8 MHz (±2% accuracy) |
Overview
Part: HT32F52342/HT32F52352 — Holtek Type: 32-Bit Arm Cortex-M0+ Microcontroller Description: High performance, low power consumption 32-bit microcontrollers based around an Arm Cortex-M0+ processor core, operating at up to 48 MHz with up to 128 KB Flash, 16 KB SRAM, and a 1 Msps ADC.
Operating Conditions:
- Supply voltage: 2.0 V to 3.6 V
- Operating temperature: -40 to +85 °C (suffix-dependent — see Table 6 for grade-specific ranges)
- Max operating frequency: 48 MHz
Absolute Maximum Ratings:
- Max supply voltage: 4.0 V
- Max junction/storage temperature: 150 °C
Key Specs:
- Core: 32-bit Arm Cortex-M0+
- Max CPU frequency: 48 MHz
- Flash memory: Up to 128 KB
- SRAM: 16 KB
- ADC resolution: 12-bit
- ADC sampling rate: 1 Msps
- Internal HSI accuracy: ±2 % (at 3.3V, 25 °C)
- I/O sink/source current: ±8 mA (per pin)
Features:
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer
- Multiple boot modes
- Flash accelerator with In System Programming (ISP) and In Application Programming (IAP)
- Supply supervisor: POR/PDR, BOD, LVD
- Integrated 1.5 V LDO regulator
- V BAT battery power supply for RTC and backup registers
- Four power saving modes: Sleep, Deep-Sleep1, Deep-Sleep2, Power-Down
- Up to 16 EXTI lines with configurable trigger source and type
- All GPIO pins can be selected as EXTI trigger source
Applications:
- White goods application control
- Power monitors
- Alarm systems
- Consumer products
- Handheld equipment
- Data logging applications
- Motor control
Package:
- 33-pin QFN (4mm × 4mm)
- 48-pin LQFP (7mm × 7mm)
- 64-pin LQFP (7mm × 7mm)
Pin Configuration
HT32F52352 QFN-33 Pinout
| Pin | Name | Type | Description / Alternate Functions |
|---|---|---|---|
| 1 | PA0 | I/O | ADC_IN0, GT1_CH0, SPI1_SCK, USR0_RTS, I2C1_SCL, SCI0_CLK, I2S_WS |
| 2 | PA1 | I/O | ADC_IN1, GT1_CH1, SPI1_MOSI, USR0_CTS, I2C1_SDA, SCI0_DIO, I2S_BCLK |
| 3 | PA2 | I/O | ADC_IN2, GT1_CH2, SPI1_MISO, USR0_TX, I2S_SDO |
| 4 | PA3 | I/O | ADC_IN3, GT1_CH3, SPI1_SEL, USR0_RX, I2S_SDI |
| 5 | PA4 | I/O | ADC_IN4, GT0_CH0, SPI0_SCK, USR1_TX, I2C0_SCL, SCI1_CLK |
| 6 | PA5 | I/O | ADC_IN5, GT0_CH1, SPI0_MOSI, USR1_RX, I2C0_SDA, SCI1_DIO |
| 7 | PC6 | I/O | MT_CH2, USR0_TX, I2C0_SCL |
| 8 | PC7 | I/O | MT_CH2N, USR0_RX, I2C0_SDA |
| 9 | CLDO | P | Core LDO Output |
| 10 | VDD_1 | P | Power Supply |
| 11 | VSS_1 | P | Ground |
| 12 | nRST | I | Reset (Active Low) |
| 13 | X32KIN / PB10 | I/O | 32kHz Crystal Input / GPIO |
| 14 | X32KOUT / PB11 | I/O | 32kHz Crystal Output / GPIO |
| 15 | RTCOUT / PB12 | I/O | RTC Output / GPIO / WAKEUP |
| 16 | XTALIN / PB13 | I | Main Crystal Input / GPIO |
| 17 | XTALOUT / PB14 | O | Main Crystal Output / GPIO |
| 18 | PA8 / PA9_BOOT | I/O | GPIO / Boot Pin, SPI0_MOSI, SCI1_DIO, EBI_A1, I2S_WS, CKOUT |
| 19 | SWCLK / PA12 | I/O | SWD Clock / GPIO |
| 20 | SWDIO / PA13 | I/O | SWD Data / GPIO |
| 21 | PA14 | I/O | MT_CH0, SPI1_SEL, USR1_TX, I2C1_SCL, SCI0_CLK, EBI_AD0 |
| 22 | PA15 | I/O | MT_CH0N, SPI1_SCK, USR1_RX, I2C1_SDA, SCI0_DIO, EBI_AD1, SCTM1 |
| 23 | PB0 | I/O | MT_CH1, SPI1_MOSI, USR0_TX, I2C0_SCL, EBI_AD2 |
| 24 | PB1 | I/O | MT_CH1N, SPI1_MISO, USR0_RX, I2C0_SDA, EBI_AD3 |
| 25 | PB2 | I/O | MT_CH2, SPI0_SEL, UR0_TX, EBI_AD4 |
| 26 | PB3 | I/O | MT_CH2N, SPI0_SCK, UR0_RX, EBI_AD5, SCTM1, SCTM0 |
| 27 | PB4 | I/O | MT_BRK, SPI0_MOSI, UR1_TX, EBI_AD6 |
| 28 | PB5 | I/O | (Not explicitly listed in table) |
| 29 | PB7 | I/O | CP1, MT_CH2N, I2C1_SCL, SCI1_DET, EBI_CS1, I2S_SDO |
| 30 | PB8 | I/O | COUT1, MT_CH3, UR0_RX, I2C1_SDA, SCI1_DIO, EBI_CS2, I2S_SDI |
| 31 | VDDA | P | Analog Power Supply |
| 32 | VSSA | P | Analog Ground |
| 33 | PD3 | I/O | MT_CH3, SCI0_DET, EBI_AD12 |
Notes
- Pin numbering source: The source table does not have a consistent Pin Number column. Pin numbers were extracted from the leftmost column where present, but several GPIO pins (PA6, PA7, PA10, PA11, PB5, PB6, PC0-C5, PC8-C15, PD0-D2) appear in the table without explicit pin numbers. The numbering above represents the best interpretation of the table structure, but verification against a pin diagram image is strongly recommended.
- VDD/VSS pins: Multiple power and ground pins are distributed throughout the package (VDD_1, VDD_2, VDD_3, VDD_4; VSS_1, VSS_2, VSS_3, VSS_4).
- Dual-function pins: Many pins serve as both GPIO and crystal/boot/debug pins (e.g., X32KIN/PB10, XTALIN/PB13, PA8/PA9_BOOT, SWCLK/PA12, SWDIO/PA13).
- Incomplete table: The source table is malformed in places (e.g., row 27 appears truncated). Pin PB5 and PB6 are referenced but lack clear pin number assignments in the source.
Electrical Characteristics
Table 18. ADC Characteristics
TA = 25 °C, unless otherwise specified.
| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|---|
| V DDA | Operating Voltage | - | 2.5 | 3.3 | 3.6 | V |
| V ADCIN | A/D Converter Input Voltage Range | - | 0 | - | V REF+ | V |
| V REF+ | A/D Converter Reference Voltage | - | - | V DDA | V DDA | V |
| I ADC | Current Consumption | V DDA = 3.3 V | - | 1 | TBD | mA |
| I ADC_DN | Power Down Current Consumption | V DDA = 3.3 V | - | - | 0.1 | μA |
| f ADC | A/D Converter Clock | - | 0.7 | - | 16 | MHz |
| f S | Sampling Rate | - | 0.05 | - | 1 | Msps |
| t DL | Data Latency | - | - | 12.5 | - | 1/f ADC Cycles |
| t S&H | Sampling & Hold Time | - | - | 3.5 | - | 1/f ADC Cycles |
| t ADCCONV | A/D Converter Conversion Time | ADST[7:0] = 2 | - | 16 | - | 1/f ADC Cycles |
| R I | Input Sampling Switch Resistance | - | - | - | 1 | kΩ |
| C I | Input Sampling Capacitance | No pin/pad capacitance included | - | 16 | - | pF |
| t SU | Startup Time | - | - | - | 1 | μs |
| N | Resolution | - | - | 12 | - | bits |
| INL | Integral Non-linearity Error | f S = 750 ksps, V DDA = 3.3 V | - | ±2 | ±5 | LSB |
| DNL | Differential Non-linearity Error | f S = 750 ksps, V DDA = 3.3 V | - | ±1 | LSB | |
| E O | Offset Error | - | - | - | ±10 | LSB |
| E G | Gain Error | - | - | - | ±10 | LSB |
Note: 1. Data based on characterization results only, not tested in production.
- Due to the A/D Converter input channel and GPIO pin-shared function design limitation, the VDDA supply power of the A/D Converter has to be equal to the VDD supply power of the MCU in the application circuit.
- The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input stage where C I is the storage capacitor, RI is the resistance of the sampling switch and RS is the output impedance of the signal source VS. Normally the sampling phase duration is approximately, 3.5/fADC. The capacitance, CI, must be charged within this time frame and it must be ensured that the voltage at its terminals becomes sufficiently close to V S for accuracy. To guarantee this, RS is not allowed to have an arbitrarily large value.
Figure 7. ADC Sampling Network Model
The worst case occurs when the extremities of the input range (0 V and VREF) are sampled consecutively. In this situation a sampling error below ¼ LSB is ensured by using the following equation:
Where fADC is the ADC clock frequency and N is the ADC resolution (N = 12 in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model.
If, in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases, RS may be larger than the value indicated by the equation above.
Absolute Maximum Ratings
The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.
Package Information
6
Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the Holtek website for the latest version of the Package Information.
Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.
- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information
Ordering Information
| MPN | Package | Temperature Range | Packing |
|---|---|---|---|
| HT32F52352 |
Related Variants
The following components are covered by the same datasheet.
| Part Number | Manufacturer | Package |
|---|---|---|
| HT32F52342 | Holtek | — |
| HT32F523XX | Holtek | — |
Get structured datasheet data via API
Get started free