Skip to main content

SI4461

Transceiver

The SI4461 is a transceiver from Silicon Laboratories. View the full SI4461 datasheet below including electrical characteristics.

Manufacturer

Silicon Laboratories

Category

Transceiver

Overview

Part: Si4463/61/60-C — Silicon Laboratories

Type: High-Performance, Low-Current Transceiver

Description: The Si446x devices are high-performance, low-current transceivers covering sub-GHz frequency bands from 142 to 1050 MHz, offering outstanding sensitivity of -129 dBm and up to +20 dBm output power (Si4463) with extremely low active and standby current consumption.

Operating Conditions:

  • Supply voltage: 1.8 to 3.8 V
  • Operating temperature: -40 to +85 °C
  • Frequency range: 142-1050 MHz
  • Data rate: 100 bps to 1 Mbps

Key Specs:

  • Receive sensitivity: -129 dBm (500 bps, GFSK, 169 MHz)
  • Max output power (Si4463): +20 dBm
  • TX current (Si4463): 88 mA (+20 dBm, Class-E match, 915 MHz, 3.3 V)
  • RX current (High Performance Mode): 13.7 mA (915 MHz, 40 kbps)
  • Shutdown current: 30 nA
  • Synthesizer frequency range: 142-1050 MHz
  • Adjacent channel selectivity: -69 dB (169 MHz, 12.5 kHz channel spacing)
  • Blocking (1 MHz offset): -79 dB

Features:

  • (G)FSK, 4(G)FSK, (G)MSK, OOK modulation
  • PA support for +27 or +30 dBm
  • Ultra low current powerdown modes (30 nA shutdown)
  • Preamble sense mode
  • Fast wake and hop times
  • Excellent selectivity performance
  • Antenna diversity and T/R switch control
  • Highly configurable packet handler with 64 byte TX and RX FIFOs
  • Auto frequency control (AFC) and Automatic gain control (AGC)
  • Low battery detector and Temperature sensor
  • IEEE 802.15.4g and WMBus compliant

Applications:

  • Smart metering (802.15.4g and WMBus)
  • Remote control
  • Home security and alarm
  • Telemetry
  • Garage and gate openers
  • Remote keyless entry
  • Home automation
  • Industrial control
  • Sensor networks
  • Health monitors
  • Electronic shelf labels

Package:

  • 20-Pin QFN package

Features

  • Frequency range = 142-1050 MHz
  • Receive sensitivity = -129 dBm
  • Modulation

(G)FSK, 4(G)FSK, (G)MSK

  • OOK
  • Max output power
  • +20 dBm (Si4463)
  • +16 dBm (Si4461)
  • +13 dBm (Si4460)
  • PA support for +27 or +30 dBm
  • Low active power consumption
  • 10/13 mA RX
  • 18 mA TX at +10 dBm (Si4460)
  • Ultra low current powerdown modes
  • 30 nA shutdown, 40 nA standby
  • Preamble sense mode
  • 6 mA average RX current at 1.2 kbps
  • 10 μA average RX current at 50 kbps and 1 sec sleep interval
  • Fast preamble detection
  • 1 byte preamble detection
  • Data rate = 100 bps to 1 Mbps
  • Fast wake and hop times
  • Power supply = 1.8 to 3.8 V
  • Excellent selectivity performance
  • 69 dB adjacent channel
  • 79 dB blocking at 1 MHz
  • Antenna diversity and T/R switch control
  • Highly configurable packet handler
  • TX and RX 64 byte FIFOs
  • 129 bytes dedicated Tx or Rx
  • Auto frequency control (AFC)
  • Automatic gain control (AGC)
  • Low BOM
  • Low battery detector
  • Temperature sensor
  • 20-Pin QFN package
  • IEEE 802.15.4g and WMBus compliant
  • Suitable for FCC Part 90 Mask D, FCC part 15.247, 15,231, 15,249, ARIB T-108, T-96, T-67, RCR STD-30, China regulatory
  • ETSI Category I Operation EN300 220

Applications

  • Smart metering (802.15.4g and WMBus)
  • Remote control
  • Home security and alarm
  • Telemetry
  • Garage and gate openers

Pin Configuration

PinPin NameI/0Description
1SDNIShutdown Input Pin . 0-VDD V digital input. SDN should be = 0 in all modes except Shutdown mode. When SDN = 1, the chip will be completely shut down, and the contents of the registers will be lost.
2RXpIDifferential RF Input Pins of the LNA. See application schematic for example matching network.
3RXnIDifferential RF Input Pins of the LNA. See application schematic for example matching network.
4TXOTransmit Output Pin. The PA output is an open-drain connection, so the L-C match must supply VDD (+3.3 VDC nominal) to this pin.
5NCIt is recommended to connect this pin to GND per the reference design sche- matic. Not connected internally to any circuitry.
6VDDVDD+1.8 to +3.8 V Supply Voltage Input to Internal Regulators. The recommended VDD supply voltage is +3.3 V.
7TXRAMPOProgrammable Bias Output with Ramp Capability for External FET PA. See "5.4. Transmitter (TX)" on page 33.
8VDDVDD+1.8 to +3.8 V Supply Voltage Input to Internal Regulators. The recommended VDD supply voltage is +3.3 V.
9GPIO0I/OGeneral Purpose Digital I/O.
10GPIO1I/OMay be configured through the registers to perform various functions including: Microcontroller Clock Output, FIFO status, POR, Wake-Up timer, Low Battery Detect, TRSW, AntDiversity control, etc.
11nIRQOGeneral Microcontroller Interrupt Status Output. When the Si4463/61 exhibits any one of the interrupt events, the nIRQ pin will be set low = 0. The Microcontroller can then determine the state of the inter- rupt by reading the interrupt status. No external resistor pull-up is required, but it may be desirable if multiple interrupt lines are connected.
PinPin NameI/0Description
12SCLKISerial Clock Input. 0-VDD V digital input. This pin provides the serial data clock function for the 4-line serial data bus. Data is clocked into the Si4463/61 on positive edge tran- sitions.
13SDOO0-VDD V Digital Output. Provides a serial readback function of the internal control registers.
14SDIISerial Data Input. 0-VDD V digital input. This pin provides the serial data stream for the 4-line serial data bus.
15nSELISerial Interface Select Input. 0-VDD V digital input. This pin provides the Select/Enable function for the 4-line serial data bus.
16XOUTOCrystal Oscillator Output. Connect to an external 25 to 32 MHz crystal, or leave floating when driving with an external source on XIN.
17XINICrystal Oscillator Input. Connect to an external 25 to 32 MHz crystal, or connect to an external source.
18GNDGNDWhen using an XTAL, leave floating per the reference design schematic. When using a TCXO, connect to TCXO GND, which should be separate from the board's reference ground plane.
19GPIO2I/OGeneral Purpose Digital I/O.
20GPIO3I/OMay be configured through the registers to perform various functions, including Microcontroller Clock Output, FIFO status, POR, Wake-Up timer, Low Battery Detect, TRSW, AntDiversity control, etc.
PKGPADDLE_GNDGNDThe exposed metal paddle on the bottom of the Si446x supplies the RF and cir- cuit ground(s) for the entire chip. It is very important that a good solder connec- tion is made between this exposed metal paddle and the ground plane of the PCB underlying the Si446x.

Electrical Characteristics

Table 1. DC Characteristics 1

ParameterSymbolTest ConditionMinTypMaxUnit
Supply Voltage RangeV DD1.83.33.8V
Power Saving ModesI ShutdownRC Oscillator, Main Digital Regulator, and Low Power Digital Regulator OFF-301300nA
Power Saving ModesI StandbyRegister values maintained and RC oscillator/WUT OFF-402900nA
Power Saving ModesI SleepRCRC Oscillator/WUT ON and all register values main- tained, and all other blocks OFF-7403800nA
Power Saving ModesI SleepXOSleep current using an external 32 kHz crystal-1.7-μA
Power Saving ModesI Sensor -LBDLow battery detector ON, register values maintained, and all other blocks OFF-1-μA
Power Saving ModesI ReadyCrystal Oscillator and Main Digital Regulator ON, all other blocks OFF-1.8-mA
Preamble Sense Mode CurrentI psmDuty cycling during preamble search, 1.2 kbps, 4 byte preamble-6-mA
Preamble Sense Mode CurrentI psmFixed 1 s wakeup interval, 50 kbps, 5 byte preamble-10-μA
TUNE Mode CurrentI Tune_RXRX Tune, High Performance Mode-7.6-mA
TUNE Mode CurrentI Tune_TXTX Tune, High Performance Mode-7.8-mA
RX Mode CurrentI RXHHigh Performance Mode (measured at 915 MHz and 40 kbps data rate)-13.722mA
RX Mode CurrentI RXLLow Power Mode (measured at 315 MHz and 40 kbps data rate)-10.9-mA
TX Mode Current (Si4463)I TX_+20+20 dBm output power, Class-E match, 915 MHz, 3.3 V-88108mA
TX Mode Current (Si4463)+20 dBm output power, square-wave match, 169 MHz, 3.3 V-68.580mA
TX Mode Current (Si4463)+13 dBm output power, Class-E match, 915 MHz, 3.3 V-44.560mA
TX Mode Current (Si4460)I TX_+10+10 dBm output power, Class-E match, 915/868 MHz, 3.3 V 2-19.7-mA
TX Mode Current (Si4460)I TX_+10+10 dBm output power, Class-E match, 169 MHz, 3.3 V 2-18-mA
TX Mode Current (Si4460)I TX_+13+13 dBm output power, Class-E match, 915/868 MHz, 3.3 V-24-mA
TX Mode Current (Si4461)I TX_+16+16 dBm output power, class-E match, 868 MHz, 3.3 V-4355mA
TX Mode Current (Si4461)I TX_+13+13 dBm output power, switched-current match, 868 MHz, 3.3 V-33.540mA

Notes:

  1. All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from -40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.

  2. Measured on direct-tie RF evaluation board.

Table 2. Synthesizer AC Electrical Characteristics

ParameterSymbolTest ConditionMinTypMaxUnit
Synthesizer Frequency RangeF SYN850-1050MHz
Synthesizer Frequency Range350-525MHz
Synthesizer Frequency Range284-350MHz
Synthesizer Frequency Range142-175MHz
Synthesizer Frequency ResolutionF RES-960850-1050 MHz-28.6-Hz
Synthesizer Frequency ResolutionF RES-525420-525 MHz-14.3-Hz
Synthesizer Frequency ResolutionF RES-420350-420 MHz-11.4-Hz
Synthesizer Frequency ResolutionF RES-350283-350 MHz-9.5-Hz
Synthesizer Frequency ResolutionF RES-175142-175 MHz-4.7-Hz
Synthesizer Settling Timet LOCKMeasured from exiting Ready mode with XOSC running to any frequency. Including VCO Calibration.-50-μs
Phase NoiseL (f M )F = 10 kHz, 169 MHz, High Perf Mode--117-108dBc/Hz
Phase NoiseF = 100 kHz, 169 MHz, High Perf Mode--120-115dBc/Hz
Phase NoiseF = 1 MHz, 169 MHz, High Perf Mode--138-135dBc/Hz
Phase NoiseF = 10 MHz, 169 MHz, High Perf Mode--148-143dBc/Hz
Phase NoiseF = 10 kHz, 915 MHz, High Perf Mode--102-94dBc/Hz
Phase NoiseF = 100 kHz, 915 MHz, High Perf Mode--105-97dBc/Hz
Phase NoiseF = 1 MHz, 915 MHz, High Perf Mode--125-122dBc/Hz
Phase NoiseF = 10 MHz, 915 MHz, High Perf Mode--138-135dBc/Hz
Note: All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from -40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.Note: All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from -40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.Note: All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from -40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.Note: All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from -40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.Note: All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from -40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.Note: All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from -40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.Note: All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from -40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.

Table 2. Synthesizer AC Electrical Characteristics

Table 3. Receiver AC Electrical Characteristics 1,2

ParameterSymbolTest ConditionMinTypMaxUnit
RX Frequency RangeF RX850-1050MHz
RX Frequency RangeF RX350-525MHz
RX Frequency RangeF RX284-350MHz
RX Frequency RangeF RX142-175MHz
Sensitivity 169P RX_0.5(BER < 0.1%) (500 bps, GFSK, BT = 0.5, f = 250Hz)--129-dBm
P RX_40(BER < 0.1%) (40 kbps, GFSK, BT = 0.5, f = 20 kHz)--110-108dBm
P RX_100(BER < 0.1%) (100 kbps, GFSK, BT = 0.5, f = 50 kHz)--106-104dBm
P RX_500(BER < 0.1%) (500 kbps, GFSK, BT = 0.5, f = 250 kHz)--98-96dBm
P RX_9.6(PER 1%) (9.6 kbps, 4GFSK, BT = 0.5, f = ±2.4 kHz)--110-dBm
P RX_1M(PER 1%) (1 Mbps, 4GFSK, BT = 0.5, inner deviation = 83.3 kHz)--89-dBm
P RX_OOK(BER < 0.1%, 4.8 kbps, 350 kHz BW, OOK, PN15 data)--110-107dBm
P RX_OOK(BER < 0.1%, 40 kbps, 350 kHz BW, OOK, PN15 data)--103-100dBm
P RX_OOK(BER < 0.1%, 120 kbps, 350 kHz BW, OOK, PN15 data)--97-93dBm
  1. All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from -40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.
  2. For PER tests, 48 preamble symbols, 4 byte sync word, 10 byte payload and CRC-32 was used.
  3. Measured over 50000 bits using PN9 data sequence and data and clock on GPIOs. Sensitivity is expected to be better if reading data from packet handler FIFO especially at higher data rates.

Table 3. Receiver AC Electrical Characteristics 1,2 (Continued)

ParameterSymbolTest ConditionMinTypMaxUnit
RX Sensitivity 915/868 MHz 3P RX_0.5(BER < 0.1%) (500 bps, GFSK, BT = 0.5, f = 250Hz)--127-dBm
RX Sensitivity 915/868 MHz 3P RX_40(BER < 0.1%) (40 kbps, GFSK, BT = 0.5, f = 20 kHz)--109-107dBm
RX Sensitivity 915/868 MHz 3P RX_100(BER < 0.1%) (100 kbps, GFSK, BT = 0.5, f = 50 kHz)--104-102dBm
RX Sensitivity 915/868 MHz 3P RX_500(BER < 0.1%) (500 kbps, GFSK, BT = 0.5, f = 250 kHz)--97-92dBm
RX Sensitivity 915/868 MHz 3P RX_9.6(PER 1%) (9.6 kbps, 4GFSK, BT = 0.5, f = kHz)--109-dBm
RX Sensitivity 915/868 MHz 3P RX_1M(PER 1%) (1 Mbps, 4GFSK, BT = 0.5, inner deviation = 83.3 kHz)--88-dBm
RX Sensitivity 915/868 MHz 3P RX_OOK(BER < 0.1%, 4.8 kbps, 350 kHz BW, OOK, PN15 data)--108-104dBm
RX Sensitivity 915/868 MHz 3P RX_OOK(BER < 0.1%, 40 kbps, 350 kHz BW, OOK, PN15 data)--101-97dBm
RX Sensitivity 915/868 MHz 3P RX_OOK(BER < 0.1%, 120 kbps, 350 kHz BW, OOK, PN15 data)--96-91dBm
RX Channel BandwidthBW1.1-850kHz
RSSI ResolutionRES RSSIValid from -110 dBm to -90 dBm-±0.5-dB
1-Ch Offset Selectivity, 169 MHz 3C/I 1-CHDesired Ref Signal 3 dB above sensitiv- ity, BER < 0.1%. Interferer is CW, and desired is modulated with 2.4 kbps F = 1.2 kHz GFSK with BT = 0.5, RX channel BW = 4.8 kHz, channel spacing = 12.5 kHz--69-59dB
1-Ch Offset Selectivity, 450 MHz 3C/I 1-CHDesired Ref Signal 3 dB above sensitiv- ity, BER < 0.1%. Interferer is CW, and desired is modulated with 2.4 kbps F = 1.2 kHz GFSK with BT = 0.5, RX channel BW = 4.8 kHz, channel spacing = 12.5 kHz--60-50dB
1-Ch Offset Selectivity, 868 / 915 MHz 3C/I 1-CHDesired Ref Signal 3 dB above sensitiv- ity, BER < 0.1%. Interferer is CW, and desired is modulated with 2.4 kbps F = 1.2 kHz GFSK with BT = 0.5, RX channel BW = 4.8 kHz, channel spacing = 12.5 kHz--55-45dB
Blocking 1 MHz Offset1M BLOCKDesired Ref Signal 3 dB above sensitiv- ity, BER = 0.1%. Interferer is CW, and desired is modulated with 2.4 kbps, F = 1.2 kHz GFSK with BT = 0.5, RX channel BW = 4.8 kHz--79-68dB
Blocking 8 MHz Offset8M BLOCKDesired Ref Signal 3 dB above sensitiv- ity, BER = 0.1%. Interferer is CW, and desired is modulated with 2.4 kbps, F = 1.2 kHz GFSK with BT = 0.5, RX channel BW = 4.8 kHz--86-75dB
  1. All minimum and maximum values are guaranteed across the recommended operating conditions of supply voltage and from -40 to +85 °C unless otherwise stated. All typical values apply at VDD = 3.3 V and 25 °C unless otherwise stated.
  2. For PER tests, 48 preamble symbols, 4 byte sync word, 10 byte payload and CRC-32 was used.
  3. Measured over 50000 bits using PN9 data sequence and data and clock on GPIOs. Sensitivity is expected to be better if reading data from packet handler FIFO especially at higher data rates.

Package Information

Figure 19 illustrates the package details for the Si446x. Table 17 lists the values for the dimensions shown in the illustration.

Figure 19. 20-Pin Quad Flat No-Lead (QFN)

Table 17. Package Dimensions

DimensionMinNomMax
A0.800.850.90
A10.000.020.05
A30.20 REF0.20 REF0.20 REF
b0.180.250.30
D4.00 BSC4.00 BSC4.00 BSC
D22.452.602.75
e0.50 BSC0.50 BSC0.50 BSC
E4.00 BSC4.00 BSC4.00 BSC
E22.452.602.75
L0.300.400.50
aaa0.150.150.15
bbb0.150.150.15
ccc0.100.100.10
ddd0.100.100.10
eee0.080.080.08
  1. All dimensions are shown in millimeters (mm) unless otherwise noted.
  2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
  3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VGGD-8.
  4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Related Variants

The following components are covered by the same datasheet.

Part NumberManufacturerPackage
SI4460Silicon Laboratories
SI4463Silicon LaboratoriesQFN-20
SI4463-C2A-GMSilicon LaboratoriesQFN- Pb-free
SI4463/61Silicon Laboratories
SI4463/61/60Silicon Laboratories
SI4463/61/60-CSilicon Laboratories
SI446XSilicon Laboratories
Data on this page is extracted from publicly available manufacturer datasheets using automated tools including AI. It may contain errors or omissions. Always verify specifications against the official manufacturer datasheet before making design or purchasing decisions. See our Terms of Service. Rights holders can submit a takedown request.

Get structured datasheet data via API

Get started free