Skip to main content

BQ24295RGER

The BQ24295RGER is an electronic component from Texas Instruments. View the full BQ24295RGER datasheet below including key specifications, electrical characteristics, absolute maximum ratings.

Manufacturer

Texas Instruments

Category

Battery Management

Key Specifications

ParameterValue
PackagingMouseReel
Standard Pack Qty3000

Overview

BITFIELDTYPERESETDESCRIPTIONNOTE
Bit 7EN_HIZR/W00 - Disable, 1 - EnableDefault: Disable (0)
Input Voltage LimitInput Voltage LimitInput Voltage LimitInput Voltage LimitInput Voltage LimitInput Voltage Limit
Bit 6VINDPM[3]R/W1640 mVOffset 3.88 V, Range: 3.88 V - 5.08 V Default: 4.76 V (1011)
Bit 5VINDPM[2]R/W0320 mVOffset 3.88 V, Range: 3.88 V - 5.08 V Default: 4.76 V (1011)
Bit 4VINDPM[1]R/W1160 mVOffset 3.88 V, Range: 3.88 V - 5.08 V Default: 4.76 V (1011)
Bit 3VINDPM[0]R/W180 mVOffset 3.88 V, Range: 3.88 V - 5.08 V Default: 4.76 V (1011)
Input Current Limit (Actual input current limit is the lower of I 2 C and ILIM)Input Current Limit (Actual input current limit is the lower of I 2 C and ILIM)Input Current Limit (Actual input current limit is the lower of I 2 C and ILIM)Input Current Limit (Actual input current limit is the lower of I 2 C and ILIM)Input Current Limit (Actual input current limit is the lower of I 2 C and ILIM)Input Current Limit (Actual input current limit is the lower of I 2 C and ILIM)
Bit 2IINLIM[2]R/W0000 - 100 mA, 001 - 150 mA, 010 - 500 mA, 011 - 900 mA, 100 - 1 A, 101 - 1.5 A, 110 - 2 A, 111 - 3ADefault SDP: 500 mA (010) Default DCP/CDP: 3 A (101) Default Divider 1 and 2: 2 A (110) Default Divider 3: 1 A (100)
Bit 1IINLIM[1]R/W0000 - 100 mA, 001 - 150 mA, 010 - 500 mA, 011 - 900 mA, 100 - 1 A, 101 - 1.5 A, 110 - 2 A, 111 - 3ADefault SDP: 500 mA (010) Default DCP/CDP: 3 A (101) Default Divider 1 and 2: 2 A (110) Default Divider 3: 1 A (100)
Bit 0IINLIM[0]R/W0000 - 100 mA, 001 - 150 mA, 010 - 500 mA, 011 - 900 mA, 100 - 1 A, 101 - 1.5 A, 110 - 2 A, 111 - 3ADefault SDP: 500 mA (010) Default DCP/CDP: 3 A (101) Default Divider 1 and 2: 2 A (110) Default Divider 3: 1 A (100)

Pin Configuration

RGE Package 24-Pin VQFN With Exposed Thermal Pad (Top View)

Pin Functions

PINPINTYPEDESCRIPTION
NAMENUMBERTYPEDESCRIPTION
VBUS1,24PCharger Input Voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 1-μF ceramic capacitor from VBUS to PGND and place it as close as possible to IC.
D+2I AnalogPositive line of the USB data line pair. D+/D- based USB host/charging port detection. The detection includes data contact detection (DCD) and primary detection in bc1.2.
D-3I AnalogNegative line of the USB data line pair. D+/D- based USB host/charging port detection. The detection includes data contact detection (DCD) and primary detection in bc1.2.
STAT4OOpen drain charge status output to indicate various charger operation. Connect to the pull up rail via 10-k Ω resistor. LOW indicates charge in progress. HIGH indicates charge complete or charge disabled. When any fault condition occurs, STAT pin in the charge blinks at 1 Hz.
SCL5II 2 C Interface clock. Connect SCL to the logic rail through a 10-k Ω resistor.
SDA6I/OI 2 C Interface data. Connect SDA to the logic rail through a 10-k Ω resistor.
INT7OOpen-drain Interrupt Output. Connect the INT to a logic rail via 10k Ω resistor. The INT pin sends active low, 256-μs pulse to host to report charger device status and fault.
OTG8I DigitalOTG Enable pin. The boost mode is activated when the OTG pin is High, REG01[5] = 1, and no Input source is detected at VBUS.
CE9IActive low Charge Enable pin. Battery charging is enabled when REG01[5:4] = 01 and CE pin = Low. CE pin must be pulled high or low.
ILIM10IILIM pin sets the maximum input current limit by regulating the ILIM voltage at 1 V. A resistor is connected from ILIM pin to ground to set the maximum limit as I INMAX = (1V/R ILIM ) × K ILIM . The actual input current limit is the lower one set by ILIM and by I 2 C REG00[2:0]. The minimum input current programmed on ILIM pin is 500 mA.
TS11I AnalogTemperature qualification voltage input. Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS to GND. Charge suspends or Boost disable when TS pin is out of range. A 103AT-2 thermistor is recommended.
QON12IBATFET enable control in shipping mode. A logic low to high transition on this pin with minimum 2ms high level turns on BATFET to exit shipping mode. It has internal 1M Ω (Typ) pull down. For backward compatibility, when BATFET enable control function is not used, the pin can be a no connect or tied to TS pin (10k NTC thermistor only). (Refer to Shipping Mode for detail description).
BAT13,14PBattery connection point to the positive pin of the battery pack. The internal BATFET is connected between BAT and SYS. Connect a 10 μF closely to the BAT pin.

Pin Functions

Electrical Characteristics

VVBUS_UVLOZ < VVBUS < VACOV and VVBUS > VBAT + VSLEEP, TJ = -40°C to 125°C and TJ = 25°C for typical values unless other noted.

PARAMETERPARAMETERTEST CONDITIONSMINTYPMAXUNIT
QUIESCENT CURRENTSQUIESCENT CURRENTSQUIESCENT CURRENTSQUIESCENT CURRENTSQUIESCENT CURRENTSQUIESCENT CURRENTSQUIESCENT CURRENTS
I BATBattery discharge current (BAT, SW, SYS)V VBUS < V UVLO , VBAT = 4.2 V, leakage between BAT and VBUS5μA
High-Z Mode, or no VBUS, BATFET disabled (REG07[5] = 1), -40°C - 85°C1620μA
High-Z Mode, or no VBUS, BATFET enabled (REG07[5] = 0), -40°C - 85°C3255μA
I VBUSInput supply current (VBUS)V VBUS = 5 V, High-Z mode, No battery1530μA
I VBUSV VBUS > V UVLO , V VBUS > V BAT , converter not switching1.53mA
I VBUSV VBUS > V UVLO , V VBUS > V BAT , converter switching, V BAT = 3.2 V, I SYS = 0 A4mA
I VBUSV VBUS > V UVLO , V VBUS > V BAT , converter switching, charge disable, V BAT = 3.8 V, I SYS = 100 μA3.5mA
I BOOSTBattery discharge current in boost modeVBAT = 4.2 V, Boost mode, I PMID = 0 A, converter switching3.5mA
VBUS/BAT POWER UPVBUS/BAT POWER UPVBUS/BAT POWER UPVBUS/BAT POWER UPVBUS/BAT POWER UPVBUS/BAT POWER UPVBUS/BAT POWER UP
V VBUS_OPVBUS operating voltage3.96.2V
V VBUS_UVLOZVBUS for active I 2 C, no batteryV VBUS rising3.6V
V SLEEPSleep mode falling thresholdV VBUS falling, V VBUS-VBAT3580120mV
V SLEEPZSleep mode rising thresholdV VBUS rising, V VBUS-VBAT170250350mV
V ACOVVBUS over-voltage rising thresholdV VBUS rising6.26.6V
V ACOV_HYSTVBUS over-voltage falling hysteresisV VBUS falling250mV
V BAT_UVLOZBattery for active I 2 C, no VBUSV BAT rising2.3V
V BAT_DPLBattery depletion thresholdV BAT falling2.42.6V
V BAT_DPL_HYBattery depletion rising hysteresisV BAT rising200mV
V VBUSMINBad adapter detection thresholdV VBUS falling3.8V
I BADSRCBad adapter detection current source30mA

Absolute Maximum Ratings

MINMAXUNIT
Voltage (with respect to GND)VBUS (converter not switching)-215 (2)V
Voltage (with respect to GND)PMID (converter not switching)-0.315 (2)V
Voltage (with respect to GND)STAT-0.312V
Voltage (with respect to GND)BTST-0.312V
Voltage (with respect to GND)SW-27 8 (Peak for 20ns duration)V
Voltage (with respect to GND)BAT, SYS (converter not switching)-0.36V
Voltage (with respect to GND)SDA, SCL, INT, OTG, ILIM, REGN, TS, QON, CE, D+, D-,-0.37V
Voltage (with respect to GND)BTST TO SW-0.37V
Voltage (with respect to GND)PGND to GND-0.30.3V
Output sink currentINT, STAT6mA
Junction temperature-40150°C
Storage temperature range, T stg-65150°C

Recommended Operating Conditions

MINMAXUNIT
V INInput voltage3.96.2 (1)V
I INInput current (VBUS)3A
I SYSOutput current (SYS)3.5A
V BATBattery voltage4.4V
I BATFast charging current3A
I BATDischarging current with internal MOSFET5.5A
T AOperating free-air temperature range-4085°C

Thermal Information

THERMAL METRIC (1)THERMAL METRIC (1)bq24295 RGE (24 PIN)UNIT
R θ JAJunction-to-ambient thermal resistance32.2°C/W
R θ JCtopJunction-to-case (top) thermal resistance29.8°C/W
R θ JBJunction-to-board thermal resistance9.1°C/W
ψ JTJunction-to-top characterization parameter0.3°C/W
ψ JBJunction-to-board characterization parameter9.1°C/W
R θ JCbotJunction-to-case (bottom) thermal resistance2.2°C/W

Typical Application

A typical application consists of the device configured as an I 2 C controlled power path management device and a single cell Li-Ion battery charger for single cell Li-Ion and Li-polymer batteries used in a wide range of tablets and other portable devices. It integrates an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and BATFET (Q4) between the system and battery. The device also integrates a bootstrap diode for the high-side gate drive.

Data on this page is extracted from publicly available manufacturer datasheets using automated tools including AI. It may contain errors or omissions. Always verify specifications against the official manufacturer datasheet before making design or purchasing decisions. See our Terms of Service. Rights holders can submit a takedown request.

Get structured datasheet data via API

Get started free